排序方式: 共有67条查询结果,搜索用时 31 毫秒
2.
利用电学法对AlGaN/GaN 高电子迁移率晶体管(HEMTs)有源区瞬态温升进行测量.利用非参数拟合算法—局部加权回归散点平滑法(LOWESS)对原始测量数据进行平滑去噪处理,进而得到热时间常数谱,分析AlGaN/GaN HEMTs热传导路径物理结构。与传统平滑去噪方法—多阶指数拟合相比,通过LOWESS算法得到的热时间常数谱更丰富,得到RC网络更多,进而热传导路径结构分析更精细。结果表明,LOWESS非参数拟合算法能够更好的去除测量数据噪声,保留原始离散数据细微的变化趋势。通过该方法所提取的热时间常数谱能描述AlGaN/GaN HEMTs有源区温度细微变化,帮助研究人员精确分析热传导路径层次构成。 相似文献
3.
针对功率VDMOS真空下壳温显著升高的问题,对安装叉指形散热器的功率VDMOS进行了三维建模和温度场模拟分析,研究了其在大气与真空环境下的散热模型。真空环境下功率为10 W、散热片面积为278.42 cm2时,VDMOS壳温较大气下升高了89.8℃。找出了VDMOS大气及真空下壳温与工作功率及散热器表面积之间存在的关系,并进行了相应实验,利用公式计算出的器件壳温与实验壳温的最大差值,大气下不超过2℃、真空下不超过3℃,皆未超过5%,该公式可以作为功率VDMOS应用及热设计的参考依据。分析了真空环境下,功率VDMOS壳温显著升高的原因,并提出了改善措施。 相似文献
4.
5.
The failure mechanism stimulated by accelerated stress in the degradation may be different from that under normal conditions, which would lead to invalid accelerated life tests. To solve the problem, we study the re- lation between the Arrhenius equation and the lognormal distribution in the degradation process. Two relationships of the lognormal distribution parameters must be satisfied in the conclusion of the unaltered failure mechanism, the first is that the logarithmic standard deviations must be equivalent at different temperature levels, and the second is that the ratio of the differences between logarithmic means must be equal to the ratio of the differences between reciprocals of temperature. The logarithm of distribution lines must simultaneously have the same slope and regular interval lines. We studied the degradation of thick-film resistors in MCM by accelerated stress at four temperature levels (390, 400, 410 and 420 K), and the result agreed well with our method. 相似文献
6.
7.
The effect of drain-source voltage on A1GaAs/InGaAs PHEMTs thermal resistance is studied by experimental measuring and simulation. The result shows that A1GaAs/InGaAs PHEMTs thermal resistance presents a downward trend under the same power dissipation when the drain-source voltage (VDs) is decreased. Moreover, the relatively low VDS and large drain-source current (IDs) result in a lower thermal resistance. The chip-level and package-level thermal resistance have been extracted by the structure function method. The simulation result indicated that the high electric field occurs at the gate contact where the temperature rise occurs. A relatively low VDS leads to a relatively low electric field, which leads to the decline of the thermal resistance. 相似文献
8.
9.
通过在MOCVD方法生长的ZnO薄膜上沉积Al/Au叉指状电极制得ZnO紫外光电导型探测器,对该探测器的欧姆接触特性、光电响应特性以及光谱响应特性进行了测试研究,并根据AES、XPS分析结果对测试结果进行了理论分析.结果表明,即使在未进行合金工艺的情况下,非合金Al/ZnO金属体系与n型ZnO也可以形成良好的欧姆接触,正向偏压下,探测器的暗电流与光电流随外加偏压线性增加;探测器对紫外光潜具有明显的响应,其响应截止波长为368nm.XPS分析表明,在ZnO薄膜表面存在着一定的O空位和Zn间隙,非化学计量的O与Zn之比对器件的响应时间有影响. 相似文献
10.