排序方式: 共有4条查询结果,搜索用时 0 毫秒
1
1.
设计了一种基于开关电容的可配置多模滤波器,由模拟信号处理模块、数字控制模块和参考电压电流源组成;通过数字控制模块配置滤波器工作在旁路、低通、带通、自适应工作状态,同时实现低通滤波器截止频率和带通滤波器中心频率可调;自适应滤波器截止频率和中心频率能准确跟随输入信号主频率.整个电路基于SMIC 0.18μm CMOS工艺实... 相似文献
2.
一种带宽自适应的滤波器 总被引:1,自引:1,他引:0
设计了一种全新的带宽自适应滤波器。主要特点是:在输入信号频率不确定或时变的情况下,能够通过对输入信号频率的探测而自适应的调节滤波器带宽。该结构被成功地应用在了模拟处理器内,有效地实现了对频率不确定或时变的输入信号进行低通或带通滤波处理。滤波器由四阶的全差分开关电容电路实现,带宽可在直流到40kHz内自适应调节。整个电路基于0.18μmCMOS工艺实现,电源电压3.3V,功耗为560μW。芯片测试结果表明,电路具有良好的自适应滤波性能。 相似文献
3.
一种采用差分时域比较器的12位200KS/s低功耗逐次逼近型模数转换器 总被引:2,自引:2,他引:0
A low power 12-bit 200-kS/s SAR ADC is proposed.This features a differential time domain comparator whose offset is cancelled by using a charge pump and a phase frequency detector instead of the preamplifiers usually needed in a high resolution comparator.The proposed ADC is manufactured in 0.18-μm CMOS technology and the measured SNR and SNDR are 62.5 dB and 59.3 dB,respectively,with a power consumption of 72μW at a 200-kS/s sampling rate.The device operates with a 1.8-V power supply and achieves a FOM ... 相似文献
4.
A low power 12-bit 200-kS/s SAR ADC is proposed.This features a differential time domain comparator whose offset is cancelled by using a charge pump and a phase frequency detector instead of the preamplifiers usually needed in a high resolution comparator.The proposed ADC is manufactured in 0.18-μm CMOS technology and the measured SNR and SNDR are 62.5 dB and 59.3 dB,respectively,with a power consumption of 72μW at a 200-kS/s sampling rate.The device operates with a 1.8-V power supply and achieves a FOM of 477 fJ/conversion-step. 相似文献
1