| 具有多电平量化鉴相器的全数字锁相环 |
| |
| 引用本文： | 刘琪,竺南直.具有多电平量化鉴相器的全数字锁相环[J].电讯技术,1991,31(2):51-54. |
| |
| 作者姓名： | 刘琪 竺南直 |
| |
| 作者单位： | 机电部第十二研究所
(刘琪)，北京航空航天大学(竺南直) |
| |
| 摘 要： | 本文介绍一种实用的全数字锁相环方案。该方案采用多电平量化鉴相器以及可变复位徘徊滤波器,从而具有同步建立时间短、同步精度高等特点。文中简述了它的工作原理,并对环路性能进行了分析。
|
| 关 键 词： | 数字锁相环 鉴相器 多电平量 |
All digital PLL with multi-level quantized phase discriminator |
| |
| Liu Qi,Zhu Nanzhi The th Institute of Ministry of Machine-Building and Electronics Industry Beijing University of Aeronautics and Astronautics.All digital PLL with multi-level quantized phase discriminator[J].Telecommunication Engineering,1991,31(2):51-54. |
| |
| Authors: | Liu Qi Zhu Nanzhi The th Institute of Ministry of Machine-Building and Electronics Industry Beijing University of Aeronautics and Astronautics |
| |
| Affiliation: | Liu Qi;Zhu Nanzhi The 12th Institute of Ministry of Machine-Building and Electronics Industry Beijing University of Aeronautics and Astronautics |
| |
| Abstract: | This paper introduces a practic design version of all-digital PLL. This version uses a multi-level quantized phase discriminator as well as variablereset periodical filter. Therefore, the PLL has properties that synchronizationsetting up time is short and snchronization accuracy is high. Operation principleand performance of PLL are analyzed in the paper. |
| |
| Keywords: | All-Digital PLL Bit Synchronization |
| 本文献已被 CNKI 维普 等数据库收录！ |
| 点击此处可从《电讯技术》浏览原始摘要信息 |
|
点击此处可从《电讯技术》下载全文 |
