共查询到20条相似文献,搜索用时 634 毫秒
1.
2.
3.
4.
本文利用红外激光光弹性仪,采用光测弹性力学中的Senarmont补偿法,解决了硅晶片小数级条纹值定量测量问题.在考虑硅晶体光弹性效应各向异性的基础上,实测了(111)、(100)单晶硅片的原始应力及氧化应力.对硅晶片原始应力的产生与消除、氧化应力在硅中的分布、氧化应力与氧化层厚度的关系、氧化应力随时间的变化等进行了研究. 相似文献
5.
6.
7.
8.
9.
10.
硅晶闸管烧结应力的红外光弹性研究 总被引:1,自引:0,他引:1
参考热弹性理论和复合材料层间应力理论,研究了Si片Al箔/Mo片烧结后的层间应力及硅片中的应力,热膨性能不同引起的热应力成硅片中的中间和边缘区域分布情况不一样,推导出适用于边级区域的应力计算表达式,用红外光弹测量获得晶闸管烧结工艺制备样品的应力分布光弹图,理论能较好地解释实验结果。 相似文献
11.
12.
13.
This paper conducted the slicing experiments of single-crystal silicon using a reciprocating electroplated diamond wire saw. The machined wafer topography and wire wear were observed by using scanning electron microscope (SEM). The influences of process parameters and cutting fluids on single-crystal silicon wafer surface roughness (SR), subsurface micro-crack damage (SSD) depth, total thickness variation (TTV) and warp were investigated. The bonded interface sectioning technique was used to examine the cut wafers SSD depth. Study results show that a higher wire speed and lower ingot feed speed can produce lower wafer SR and SSD; the lower warp of wafer needs lower wire speed and ingot feed speed; and low wafer TTV can be obtained by an appropriate matching relationship between wire speed and ingot feed speed. The synthetic cutting fluid has a better total effect to improve the wafer quality. The pulled-out of diamond abrasives is the main wear form of wire, which indicates that more research on improving the abrasives retaining strength on wire surface should be investigated in fixed-abrasive wire manufacturing process, in order to improve the wire life and wire saw machining process. 相似文献
14.
Si片多线切割技术与设备的发展现状与趋势 总被引:1,自引:0,他引:1
介绍了Si片的多线切割宏观切割机理与微观切割机理,指出控制钢线张力减少钢线震动是切割工艺的重要指标。讨论了切割过程主要影响因素,钢线的外包Cu会造成Si片表面金属残留,钢线磨损影响Si片厚度,砂浆喷嘴和线网角度在形成水平薄膜层时能够获得好的表面质量。分析了钢线带动砂浆进行切割的核心工艺,给出了Si片切割工艺理论切片量的计算方法。并简要概括了目前多线切割技术及设备的国内外发展形势和未来发展趋势,指出未来多线切割技术将朝着提高加工精度与加工效率、降低成本、改良切割用钢线这几个方向迈进。 相似文献
15.
Film thickness and temperature are two of the most important quantities in semiconductor manufacturing. They play a fundamental role in many standard production techniques like chemical vapor deposition (CVD, LPCVD, PECVD), thermal oxidation and diffusion. They are especially important for more recently developed technologies like molecular beam epitaxy (MBE), metal organic MBE (MOMBE), metal organic CVD (MOCVD), chemical beam epitaxy (CBE), etc. In this paper, an optical in situ method for simultaneous film thickness and temperature measurements-named multiple wavelengths pyrometric interferometry (MWPI)-is introduced, which is capable of high resolution (up to 0.1 nm for thickness and 0.025 K for temperature) and for real time data evaluation. It can be used for process control as well as in situ quality inspection without time delay or additional handling mechanisms and is suitable for monitoring single films as well as multilayer structures. MWPI is insensitive to vibration, rotation and misalignment of the wafer. Due to its optical basis it is also insensitive to hostile environments like high temperature and/or chemical reactive gases 相似文献
16.
硅外延使用包封SiC的石墨基座,基座的尺寸及基座上承载槽的形貌和硅外延片的滑移位错直接相关。为使高温下Si片内产生的应力不超过滑移位错产生的临界应力,必须使Si片处于均匀的温区。实际使用表明,基座边缘热辐射及热量被气流带走使基座两个边缘温度急剧下降,必须对边缘温区进行补偿及装片时避开基座边缘一定距离;高温时Si片通过基座获得热量并发生形变,基座上承载槽的形貌设计必须兼顾厚度匀匀性及Si片高温时形变的方向。研究表明,金属沾污尤其是重金属催化作用及过腐蚀是影响基座寿命的关键因素。 相似文献
17.
介绍了叠层薄膜电容器的生产工艺.以切割工序中直条母料切片机为例,讨论了提高切割精度的关键技术.通过保证母料送料精度和锯片切割精度,提高了切割精度.通过采用PPS润滑膜和对锯缝的合理设计,提高了切割端面质量.经过实际生产验证,达到了预期的目的. 相似文献
18.
Chao-Chi Hong Jenn-Gwo Hwu 《Electron Device Letters, IEEE》2003,24(6):408-410
The current-voltage (I-V) characteristics of metal-oxide-semiconductor tunneling diodes distributed over a 3-in Si wafer were analyzed to investigate the stress distribution on the wafer. Generally, the substrate injection saturation current (J/sub sat/) decreases as the gate injection leakage current (J/sub g/) increases, the latter being dominated by oxide thickness via a trap related mechanism. A universal curve to fit all analyzed data was found and it is suggested that devices with extremely high (low) J/sub sat/ at a given J/sub g/ should be located in areas of the silicon lattice with relatively high external compressive (tensile) stress because of the stress-induced bandgap variation effect. The mapped locations of the highly stressed devices on a 3-in [100] Si wafer correspond to the patterns of slips caused by thermal stress during rapid thermal processing, as described in previous reports. 相似文献
19.
3D (three-dimensional) wafer stacking technology has been developed extensively recently. One of the many technical challenges in 3D stacked wafers, and one of the most important, is wafer warpage. Wafer warpage is one of the root causes leading to process and product failures such as delamination, cracking, mechanical stresses, within wafer (WIW) uniformity and even electrical failure. In this study, the wafer warpage of thinned Si wafers in stacked wafers has been evaluated. Si wafer or glass was used as a thick substrate, and Cu or polyimide was used as the bonding material. The top Si wafer in the bonded stack was ground down to 20–100 μm, and wafer curvature was measured. Wafer curvature and how it relates to bonding material, substrate material of the stacked layers, and thickness of thinned Si wafer will be discussed. 相似文献