首页 | 官方网站   微博 | 高级检索  
     

基于PC并口的定时信号发生器的设计实践
引用本文:李震涛. 基于PC并口的定时信号发生器的设计实践[J]. 电子工程师, 2009, 35(3): 23-25,36
作者姓名:李震涛
作者单位:中北大学,山西省太原市,030000
摘    要:现代雷达尤其是MTI(动目标显示)、MTD(动目标检测)以及脉冲多普勒雷达对发射机的稳定性要求越来越高,因此对发射机内的定时信号的要求也越来越高,采用高频率稳定度晶振及全数字电路组成的定时信号发生器能满足发射机的要求。文中介绍了一种采用PC并口EPP(增强型并行端口)模式控制的以EPLD(电可编程逻辑器件)为核心的定时信号发生器组成框图及信号产生的原理,并给出了仿真结果。

关 键 词:定时信号发生器  并口  EPLD  发射机

Design Practice of Timing Signal Generator Based on PC Parallel Port
LI Zhengtao. Design Practice of Timing Signal Generator Based on PC Parallel Port[J]. Electronic Engineer, 2009, 35(3): 23-25,36
Authors:LI Zhengtao
Affiliation:North University of China;Taiyuan 030000;China
Abstract:The requirement to qualify of timing signal in the transmitter becomes more and more exacting as the requirement to the stability of the modern radar,especially MTI,MTD and pulse dopple radar is becoming higher and higher.The timing signal generator using crystal oscillator with high stability and composed of all digital circuit can meet the requirements of the transmitter.A timing signal generator employing PC parallel port EPP mode with EPLD as its core is introduced in this paper.The composition block di...
Keywords:EPLD
本文献已被 CNKI 维普 万方数据 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司    京ICP备09084417号-23

京公网安备 11010802026262号