Fast reconstruction of clock-control sequence |
| |
Authors: | Chambers W.G. Golic J.D. |
| |
Affiliation: | Dept. of Electron. Eng., King's Coll. London; |
| |
Abstract: | Two fast techniques for reconstructing the initial state of the clock-control shift register in the shrinking generator, one based on list decoding and the other on information set decoding, are investigated. Both start from computing the a posteriori probabilities for the clock-control bits from a known segment of the output sequence, under the assumption that the initial state of the clock-controlled shift register is already recovered |
| |
Keywords: | |
|
|