A 2-GS/s 6-bit self-calibrated flash ADC |
| |
| Zhang Youtao, Li Xiaopeng, Zhang Min, Liu Ao, Chen Chen. A 2-GS/s 6-bit self-calibrated flash ADC[J]. Journal of Semiconductors, 2010, 31(9): 095013. doi: 10.1088/1674-4926/31/9/095013 Zhang Y T, Li X P, Zhang M, Liu A, Chen C. A 2-GS/s 6-bit self-calibrated flash ADC[J]. J. Semicond., 2010, 31(9): 095013. doi: 10.1088/1674-4926/31/9/095013.Export: BibTex EndNote |
| |
| Authors: | Zhang Youtao Li Xiaopeng Zhang Min Liu Ao Chen Chen |
| |
| Affiliation: | National Key Laboratory of Monolithic Integrated Circuits and Modules, Nanjing Electronic Devices Institute, Nanjing 210016, China;Nanjing Electronic Devices Institute, Nanjing 210016, China;Nanjing Electronic Devices Institute, Nanjing 210016, China;Nanjing Electronic Devices Institute, Nanjing 210016, China;National Key Laboratory of Monolithic Integrated Circuits and Modules, Nanjing Electronic Devices Institute, Nanjing 210016, China |
| |
| Abstract: | A single channel 2-GS/s 6-bit ADC with cascade resistive averaging and self foreground calibration is demonstrated in 0.18-It.m CMOS.The calibration method based on DAC trimming improves the linearity and dynamic performance further.The peak DNL and INL are measured as 0.34 and 0.22 LSB,respectively.The SNDR and SFDR have achieved 36.5 and 45.9 dB,respectively,with 1.22 MHz input signal and 2 GS/s.The proposed ADC,including on-chip track-and-hold amplifiers and clock buffers,consumes 570 mW from a single 1.8 V supply while operating at 2 GS/s. |
| |
| Keywords: | analog-to-digital conversion offset averaging flash interpolation calibration |
| 本文献已被 CNKI 万方数据 等数据库收录！ |
| 点击此处可从《半导体学报》浏览原始摘要信息 |
|
点击此处可从《半导体学报》下载全文 |
|
