首页 | 官方网站   微博 | 高级检索  
     

容忍单粒子多节点翻转的三模互锁加固锁存器
引用本文:黄正峰,倪涛,欧阳一鸣,梁华国.容忍单粒子多节点翻转的三模互锁加固锁存器[J].电子科技大学学报(自然科学版),2016,45(5):750-756.
作者姓名:黄正峰  倪涛  欧阳一鸣  梁华国
作者单位:1.合肥工业大学电子科学与应用物理学院 合肥 230009
基金项目:国家自然科学基金61574052,61106038,61274036,61474036安徽省高校自然科学研究重大项目KJ2014ZD12安徽省自然科学基金1608085MF149
摘    要:为了能够容忍单粒子多节点翻转,提出了一种新颖的三模互锁加固锁存器。该锁存器使用具有过滤功能的代码字状态保存单元(CWSP)构成三模互锁结构,并在锁存器末端使用CWSP单元实现对单粒子多节点翻转的容错。HSPICE仿真结果表明,相比于三模冗余(TMR)锁存器,该锁存器功耗延迟积(PDP)下降了58.93%;相比于容忍多节点翻转的DNCS-SEU锁存器,该锁存器的功耗延迟积下降了41.56%。同时该锁存器具有较低的工艺偏差敏感性。

关 键 词:加固锁存器    多节点翻转    软错误    三模互锁
收稿时间:2015-02-11

A Single Event Multiple Upset Tolerant Hardening Latch with Triple Interlock
Affiliation:1.School of Electronic Science & Applied Physics, Hefei University of Technology Hefei 2300092.School of Computer and Information, Hefei University of Technology Hefei 230009
Abstract:In nanometer process, a single event induced multiple upset cannot be ignored. A novel triple interlock hardening latch is proposed for tolerating single event multiple upset. The proposed latch employs code word state preserving (CWSP) cell which has the filtering function to compose triple interlock. At the end of latch, the CWSP cell is also exploited to tolerate single event multiple upset. The simulation results of HSPICE suggest that compared to triple modular redundancy (TMR) latch and DNCS-SEU latch, the power delay product of the proposed latch is reduced by 58.93% and 41.56% respectively. Meanwhile, the proposed latch has less sensitiveness to process variations.
Keywords:
点击此处可从《电子科技大学学报(自然科学版)》浏览原始摘要信息
点击此处可从《电子科技大学学报(自然科学版)》下载全文
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司    京ICP备09084417号-23

京公网安备 11010802026262号