| 基于DDR IP核视频图像缓存的设计与实现 |
| |
| 引用本文： | 熊璟,唐广,唐湘成,黄自力.基于DDR IP核视频图像缓存的设计与实现[J].电视技术,2011,35(2):48-50. |
| |
| 作者姓名： | 熊璟 唐广 唐湘成 黄自力 |
| |
| 作者单位： | 电子科技大学电子工程学院;西南技术物理研究所; |
| |
| 摘 要： | 在现代图像采集显示系统中,常常需要用到大容量、高速度的存储器,DDR为当前存储器应用的主流.采用了64 bit数据位宽的DDR IP核利用DDR的双倍数据传输速度的优点并结合了双口RAM的高速缓存特点,基于Ahera公司的Cyclone Ⅲ系列FPGA开发板在两种平台下实现了数据传输和图像缓存,并使用逻辑分析仪Sign...
|
| 关 键 词： | DDR 双口随机访问存储器 图像缓存 CycloneⅢ |
Design and Implement of Video Image Buffer Based on DDR IP Core |
| |
| XIONG Jing,TANG Guang,TANG Xiangcheng,HUANG Zili.Design and Implement of Video Image Buffer Based on DDR IP Core[J].Tv Engineering,2011,35(2):48-50. |
| |
| Authors: | XIONG Jing TANG Guang TANG Xiangcheng HUANG Zili |
| |
| Affiliation: | XIONG Jing1,TANG Guang1,TANG Xiangcheng2,HUANG Zili2(1.School of Electronics Engineering,University of Electronic Science and Technology of China,Chengdu 611731,China,2.Southwest Institute of Technical Physics,Chengdu 610041,China) |
| |
| Abstract: | Nowadays,memory which have big capability and high-speed in image collecting system is needed.DDR can meet the requirements,so it is the artery of memory at present.In this paper,DDR IP core with 64 bit data width is used,it adopted double data rate of DDR and the high-speed buffer specialty of RAM-2port to achieve data transfer and image buffer on two situations which are based on the FPGA exploit board of Cyclone Ⅲ series of QuartusⅡof Altera company,the design of the system on Signal TapⅡwhich is a logic analysis tool is debugged and analyzed. |
| |
| Keywords: | DDR |
| 本文献已被 CNKI 万方数据 等数据库收录！ |
|
