| 基于NiosII软核的高速数据采集系统 |
| |
| 引用本文： | 崔雪然,胡宝霞.基于NiosII软核的高速数据采集系统[J].信息技术,2008,32(1):133-135. |
| |
| 作者姓名： | 崔雪然 胡宝霞 |
| |
| 作者单位： | 哈尔滨理工大学计算机科学与技术学院,哈尔滨,150080 |
| |
| 摘 要： | 为了达到数据采集系统中对高速的要求,提出了一种基于NiosⅡ软核的高速数据采集系统,将3个NiosⅡ微处理器集成到一个FPGA(Field Programmable Gate Array)芯片当中分工协作完成数据采集、处理.由于3个NiosⅡ软核处理器并行运行,大大提高了数据采集系统的速度.
|
| 关 键 词： | NiosⅡ SOPC 数据采集 Nios 软核处理器 高速数据 采集系统 based 速度 并行运行 数据采集 分工协作 芯片 Field Programmable Gate Array FPGA 集成 微处理器 |
| 文章编号： | 1009-2552（2008）01-0133-03 |
| 收稿时间： | 2007-09-03 |
| 修稿时间： | 2007年9月3日 |
A high-speed data acquisition system based on NiosII |
| |
| CUI Xue-ran,HU Bao-xia.A high-speed data acquisition system based on NiosII[J].Information Technology,2008,32(1):133-135. |
| |
| Authors: | CUI Xue-ran HU Bao-xia |
| |
| Affiliation: | CUI Xue-ran,HU Bao-xia (School of Computer Science & Technology,Harbin University of Science , Technology,Harbin 150080,China) |
| |
| Abstract: | In order to achieve the high-speed requirements in a data acquisition system,a high-speed data acquisition system is provided which is based on the soft-core NiosII.In this design three NiosII microprocessors are integrated into a FPGA(Field Programmable Gate Array) chip to collaborate data's collection and processing.Because of the three NiosII soft-core processors running in parallel,the speed of data acquisition system is increased greatly. |
| |
| Keywords: | NiosII system on programmable chip data acquisition |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
