首页 | 官方网站   微博 | 高级检索  
     

PIN光电探测器的建模与仿真分析
引用本文:张辉,柯程虎,刘昭辉. PIN光电探测器的建模与仿真分析[J]. 应用光学, 2019, 40(5): 723-730. DOI: 10.5768/JAO201940.0501002
作者姓名:张辉  柯程虎  刘昭辉
作者单位:西安理工大学 自动化与信息工程学院,陕西 西安 710048
基金项目:国家自然科学资助基金项目51507140陕西省重点研发计划2017ZDXM-GY-003陕西省自然科学基金2017JM5100西安市科技计划2017080CG/RC043
摘    要:为了优化PIN光电探测器响应特性,首先依据载流子速率方程,并考虑芯片寄生参量和封装寄生参量,建立光电探测器的等效电路模型。然后仿真分析了反偏电压、I区宽度、光敏面、芯片寄生电阻和电容、封装寄生电阻、电容和电感对光电探测器脉冲响应特性和频率响应特性的影响。结果表明:通过增大反偏电压,减小光敏面和寄生参量(芯片寄生电容和电阻,封装寄生电容和电阻),选取合适的I区宽度,利用引线电感的谐振效应现象,可以抑制脉冲响应波形畸变,提高频率响应带宽。

关 键 词:PIN光电探测器   等效模型   速率方程   响应特性
收稿时间:2019-05-31

Modeling and simulation analysis of PIN photodetector
Affiliation:School of Automation and Information Engineering, Xi'an University of Technology, Xi'an 710048, China
Abstract:In order to optimize the response characteristics of PIN photodetectors to incident light signals, according to the carrier rate equation and considering the parasitic parameters of the chip and the parasitic parameters of the package, the equivalent circuit model of the photodetector was derived. In addition, the effects of reverse bias voltage, I-zone width, photosensitive surface, chip parasitic resistance and capacitance, package parasitic resistance, capacitance and inductance on the pulse response characteristics and frequency response characteristics of photodetectors were simulated. The results show that by increasing the reverse bias voltage, reducing the photosensitive surface and parasitic parameters (chip parasitic capacitance and resistance, package parasitic capacitance and resistance), selecting the appropriate I-zone width, , using the resonance effect of the lead inductance, it can suppress the waveform response to generate waveform distortion as well as improve the frequency response bandwidth.
Keywords:
本文献已被 CNKI 等数据库收录!
点击此处可从《应用光学》浏览原始摘要信息
点击此处可从《应用光学》下载免费的PDF全文
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司    京ICP备09084417号-23

京公网安备 11010802026262号