| 高效硬件可重构单片机最小系统设计 |
| |
| 引用本文： | 贾立新,曹全君.高效硬件可重构单片机最小系统设计[J].杭州电子科技大学学报,2012,32(4):49-52. |
| |
| 作者姓名： | 贾立新 曹全君 |
| |
| 作者单位： | 浙江工业大学信息工程学院,浙江杭州,310023 |
| |
| 基金项目： | 浙江工业大学教学改革资助项目（JGI011） |
| |
| 摘 要： | 该文提出可一种由SOC单片机C8051F360和CPLD构成的单片机最小系统.该单片机最小系统采用一片CPLD实现了地址锁存器、地址译码器、编码式键盘接口、LCD模块接口等单片机外围电路,不但提高了系统集成度,而且利用CPLD在系统编程功能实现了单片机最小系统的硬件可重构.实际应用表明,该单片机最小系统具有性价比高,通用性好,扩展方便等特点,可有效提高电子系统的开发效率.
|
| 关 键 词： | 单片机最小系统 硬件可重构 编码式键盘接口 |
Development of High Efficiency Reconfigurable Hardware Minimum Microcontroller System |
| |
| JIA Li-xin
,
CAO Quan-jun.Development of High Efficiency Reconfigurable Hardware Minimum Microcontroller System[J].Journal of Hangzhou Dianzi University,2012,32(4):49-52. |
| |
| Authors: | JIA Li-xin CAO Quan-jun |
| |
| Affiliation: | (College of Information Engineering, Zhejiang University of Technology, Hangzhou Zhejiang 310023, China) |
| |
| Abstract: | In this paper, a reconfigurable hardware minimum microcontroller system consists of the C8051 F360 MCU and complex programmable logic device（CPLD） is introduced. The periphery circuits, ad- dressable latch, address decoder, coded keyboard interface and LCD module interface, are realized by CPLD, by which the reconfignrable single chip microcomputer is presented based on in system programmable function, and thus the integrated level of the presented system is increased. The developed minimum microcontroller sys- tem, which is general, cost performance and easily extending, can be widely applied to practice of design e- lectronic system. |
| |
| Keywords: | minimum microcontroller system reconfigurable hardware coded keyboard interface |
| 本文献已被 维普 万方数据 等数据库收录！ |
|
