| 适于高速处理的TPC全并行译码结构 |
| |
| 引用本文： | 王玮,葛临东,曹鹏. 适于高速处理的TPC全并行译码结构[J]. 信息工程大学学报, 2011, 12(1): 77-81 |
| |
| 作者姓名： | 王玮 葛临东 曹鹏 |
| |
| 作者单位： | 信息工程大学,信息工程学院,河南,郑州,450002 |
| |
| 基金项目： | 河南省基础与前沿基金资助项目 |
| |
| 摘 要： | 早期设计的TPC(Turbo Product Codes乘积码)译码器中,行列译码器顺序处理,半迭代之间外信息矩阵的重构引入了大量译码延迟,限制了译码器的处理速度。当采用m-译码器作为子译码器,并对译码初始位置进行适当调整,同时引入了位置转换网络,可以得到一种全并行的译码结构。通过对比测试,与传统译码器相比,全并行译码器的数据处理速度获得极大提高,同时译码延迟降低,非常适于现代高速通信的需要。
|
| 关 键 词： | TPC m-译码器 转换网络 并行译码 处理速度 延迟 |
Full Parallel Architecture of Turbo Product Code Decoder for High Speed Processing |
| |
| WANG Wei,GE Lin-dong,CAO Peng. Full Parallel Architecture of Turbo Product Code Decoder for High Speed Processing[J]. , 2011, 12(1): 77-81 |
| |
| Authors: | WANG Wei GE Lin-dong CAO Peng |
| |
| Affiliation: | WANG Wei,GE Lin-dong,CAO Peng(Institute of Information Engineering,Information Engineering University,Zhengzhou 450002,China) |
| |
| Abstract: | According to the previous TPC(Turbo Product Codes) decoders,row/column codes were processed serially.The reordering of extrinsic information caused huge latency between half iterative decoders,which limited the throughput of system.A full-parallel decoder,which uses m-decoder as its component decoder,is designed by changing the initial decoding position and introducing a transposition network.Compared with former decoder,the throughput of this new architecture is greatly increased and the latency is reduced... |
| |
| Keywords: | TPC |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
| 点击此处可从《信息工程大学学报》浏览原始摘要信息 |
|
点击此处可从《信息工程大学学报》下载全文 |
|
