| 基于高速TMS320C50芯片的数据采集系统 |
| |
| 引用本文： | 金史平. 基于高速TMS320C50芯片的数据采集系统[J]. 微处理机, 1998, 0(2): 51-52 |
| |
| 作者姓名： | 金史平 |
| |
| 作者单位： | 上海交通大学信息与控制工程系!上海200240 |
| |
| 摘 要： | 介绍了一种由高速DSP芯片TMS320C50与ADC1674构成的数据采集系统，着重阐述了C50芯片与ADC1674之间的时序失配，并介绍了一种硬件延迟电路的解决方案。
|
| 关 键 词： | 数据采集 时序失配 硬件延迟 |
The Data Acquisition System with High Speed TMS320C50 |
| |
| Jin Shiping. The Data Acquisition System with High Speed TMS320C50[J]. Microprocessors, 1998, 0(2): 51-52 |
| |
| Authors: | Jin Shiping |
| |
| Abstract: | The data acquisition system composed of high speed TMS320C50 and ADC1674 chips is introduced in this paper. The focus point lies in the sequential logic mismatch between the C50 and ADC1674. The chapter also provides a method solving the problem by using a kind of hardware delay circuit. |
| |
| Keywords: | data acquisition sequential logic mismatch hardware delay |
| 本文献已被 CNKI 维普 等数据库收录！ |
