首页 | 官方网站   微博 | 高级检索  
     

一种GaN半桥驱动器电平移位电路设计
引用本文:成松林,向乾尹,冯全源. 一种GaN半桥驱动器电平移位电路设计[J]. 微电子学, 2021, 51(1): 28-32
作者姓名:成松林  向乾尹  冯全源
作者单位:西南交通大学 微电子研究所, 成都 611756
基金项目:国家自然科学基金资助项目(61771408,61531016)
摘    要:GaN半桥输出点电压在死区时间为负值,给GaN功率器件栅极驱动电路信号通信带来了挑战.通过研究驱动器电平移位锁存电路工作状态与半桥功率级输出节点电压跳变、死区时间负压之间的相互影响,设计了一种新型的零静态功耗电平移位电路及其误触发消除电路.电路采用100 V BCD 0.18μm工艺设计,在输入电压100V、开关频率5...

关 键 词:GaN驱动  电平移位电路  开关电源  DC-DC降压变换器
收稿时间:2020-01-21

A Level Shifter for Half-Bridge GaN Driver
CHENG Songlin,XIANG Qianyin,FENG Quanyuan. A Level Shifter for Half-Bridge GaN Driver[J]. Microelectronics, 2021, 51(1): 28-32
Authors:CHENG Songlin  XIANG Qianyin  FENG Quanyuan
Affiliation:Institute of Microelectronics, Southwest Jiaotong University, Chengdu 611756, P. R. China
Abstract:GaN half-bridge output voltage is negative during deadtime, and it brings a challenge to the signal communication of gate drive circuit of GaN power device. A novel level shifter with false eliminating circuit and zero quiescent current was designed through studying the mutual effects between the state of the level shift latch circuit, half bridge output voltage jumping and its negative pressure in deadtime. The circuit was designed in a 100 V BCD 0.18 μm process, and the layout was post-simulated in a GaN half-bridge converter with input voltage of 100 V and switching frequency of 5 MHz. The simulation showed that the delay was 4.5 ns and 1.5 ns when the half-bridge output voltage was-3 V and 100 V, respectively.
Keywords:GaN driving   level shifter   switching power   DC-DC buck converter
本文献已被 维普 等数据库收录!
点击此处可从《微电子学》浏览原始摘要信息
点击此处可从《微电子学》下载免费的PDF全文
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司    京ICP备09084417号-23

京公网安备 11010802026262号