| 双模容错计算机的设计与实现 |
| |
| 引用本文： | 李迅,李洪峻,刘庆敖.双模容错计算机的设计与实现[J].计算机工程,2008,34(17):240-241. |
| |
| 作者姓名： | 李迅 李洪峻 刘庆敖 |
| |
| 作者单位： | 1. 国防科技大学自动控制系,长沙,410073
2. 空军第一航空学院,信阳,464000 |
| |
| 摘 要： | 高可靠性的计算机应用环境需要计算机具备容错功能，并要求采用高等级的处理器芯片。该文以高等级的Power PC处理器PC8245为基础，以FPGA为核心，设计双模容错的计算机。由于应用空间限制，该计算机采用了分布式冗余仲裁结构，仲裁逻辑同时运行在主计算机和备份计算机的FPGA中。分析了分布式冗余仲裁算法的有限状态机，论述了通信接口的冗余控制机制。
|
| 关 键 词： | 双模容错 PC8245处理器 分布式仲裁 |
Design and Implementation of Two Module Fault Tolerant Computer |
| |
| LI Xun,LI Hong-jun,LIU Qing-ao.Design and Implementation of Two Module Fault Tolerant Computer[J].Computer Engineering,2008,34(17):240-241. |
| |
| Authors: | LI Xun LI Hong-jun LIU Qing-ao |
| |
| Affiliation: | (1. Department of Automatic Control, National University of Defense Techonology, Changsha 410073; 2. The First Aeronautic Institute of Air Force, Xinyang 464000) |
| |
| Abstract: | High reliability computer application needs the ability which the computer is fault tolerant, and requests high level CPU. This paper discusses a two module fault tolerant computer, which is based on PC8245 processor and FPGA. Because of the limited space, this computer uses distributed arbitration architecture, the arbitration logic runs in FPGA of the master computer and the backup computer. The finite state machine of the arbitration architecture and the mechanism of the communication interface redundancy control are discussed. |
| |
| Keywords: | two module fault tolerant PC8245 distributed arbitration |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
| 点击此处可从《计算机工程》浏览原始摘要信息 |
|
点击此处可从《计算机工程》下载全文 |
