排序方式: 共有4条查询结果,搜索用时 0 毫秒
1
1.
Roberto Nonis Enzo Palumbo Pierpaolo Palestri Luca Selmi 《IEEE transactions on circuits and systems. I, Regular papers》2007,54(2):245-254
In this work, a methodology for the design of MOS current-mode logic frequency dividers is presented. A mix of hand calculations and circuit simulations is used to relate the power consumption and the frequency of operation. Each latch in the dividers is sized separately in order to minimize the overall power consumption. Furthermore, the effect on the power consumption of circuit parameters such as output swing and voltage gain of the input differential pair is analyzed in detail. The methodology has been applied to dividers by two and dividers by three with 50% output duty cycle 相似文献
2.
Bizjak L. Da Dalt N. Thurner P. Nonis R. Palestri P. Selmi L. 《IEEE transactions on circuits and systems. I, Regular papers》2008,55(6):1628-1638
3.
C. Michotte M. Nonis 《Nuclear instruments & methods in physics research. Section A, Accelerators, spectrometers, detectors and associated equipment》2009,608(1):163-168
For single-channel counting, the dead-time correction method using transmission formulae was compared experimentally with the live-time technique. Agreement is within 4×10−4 for count rates up to 104 s−1 when the formulae for dead times in series are used and the dead-time value related to the analogue pulse width is adjusted for the BIPM modules. At higher count rates, a bias of 2×10−3 is observed. Two different live-time modules were compared and it was demonstrated that the live-time correction is also sensitive to the analogue pulse width and to the duration or rise time of the clock pulses. When these effects are taken into account, the two modules differ by only 5×10−4. 相似文献
4.
Modeling, design and characterization of a new low-jitter analog dual tuning LC-VCO PLL architecture 总被引:2,自引:0,他引:2
Nonis R. Da Dalt N. Palestri P. Selmi L. 《Solid-State Circuits, IEEE Journal of》2005,40(6):1303-1309
This paper describes the modeling, design, and characterization of a low-jitter 2.4-GHz LC-VCO PLL architecture realized in a standard 0.12-/spl mu/m CMOS technology. It features an analog dual control loop for fine and coarse VCO tuning that allows very low VCO gain (60 MHz/V) for noise rejection while maintaining a wide tuning range. The coarse input of the VCO is driven by an analog circuit that adjusts the VCO gain in a continuous manner. Measurements demonstrate an integrated jitter of 0.74 ps that is 43% lower compared to results from a standard PLL topology (STD PLL) with a single control loop. The PLLs have the same bandwidth and output frequency range and were built on the same wafer for comparison. The circuit area of the proposed LC-VCO PLL is 0.7 mm/sup 2/ and the power consumption is 32 mW. The area and power consumption of the proposed LC-VCO PLL are less than 1% larger compared to the STD PLL. 相似文献
1