首页 | 官方网站   微博 | 高级检索  
文章检索
  按 检索   检索词:      
出版年份:   被引次数:   他引次数: 提示:输入*表示无穷大
  收费全文   80篇
  免费   0篇
工业技术   80篇
  2023年   1篇
  2021年   1篇
  2020年   1篇
  2014年   2篇
  2013年   3篇
  2012年   2篇
  2011年   3篇
  2009年   2篇
  2008年   6篇
  2007年   1篇
  2006年   6篇
  2005年   8篇
  2004年   4篇
  2003年   5篇
  2002年   1篇
  2001年   5篇
  2000年   2篇
  1999年   4篇
  1998年   4篇
  1997年   2篇
  1996年   3篇
  1995年   1篇
  1993年   1篇
  1992年   1篇
  1991年   2篇
  1990年   1篇
  1988年   1篇
  1984年   1篇
  1983年   1篇
  1978年   2篇
  1974年   1篇
  1971年   1篇
  1970年   1篇
排序方式: 共有80条查询结果,搜索用时 203 毫秒
41.
Shanbhag  S. Wolf  T. 《IEEE network》2009,23(1):22-28
In this article we discuss the design and implementation of a real-time parallel anomaly detection system. The key idea is to use multiple existing anomaly detection algorithms in parallel on thousands of network traffic subclasses, which not only enables us to detect hidden anomalies but also to increase the accuracy of the system. The main challenge then is the management and aggregation of the vast amount of data generated. We propose a novel aggregation process that uses the internal continuous anomaly metrics used by the algorithms to output a single system-wide anomaly metric. The evaluation on real-world attack traces shows a lower false positive rate and false negative rate than any individual anomaly detection algorithm.  相似文献   
42.
A 640-Mb/s 2048-bit programmable LDPC decoder chip   总被引:3,自引:0,他引:3  
A 14.3-mm/sup 2/ code-programmable and code-rate tunable decoder chip for 2048-bit low-density parity-check (LDPC) codes is presented. The chip implements the turbo-decoding message-passing (TDMP) algorithm for architecture-aware (AA-)LDPC codes which has a faster convergence rate and hence a throughput advantage over the standard decoding algorithm. It employs a reduced complexity message computation mechanism free of lookup tables, and features a programmable network for message interleaving based on the code structure. The chip decodes any mix of 2048-bit rate-1/2 (3,6)-regular AA-LDPC codes in standard mode by programming the network, and attains a throughput of 640 Mb/s at 125 MHz for 10 TDMP-decoding iterations. In augmented mode, the code rate can be tuned up to 14/16 in steps of 1/16 by augmenting the code. The chip is fabricated in 0.18-/spl mu/m six-metal-layer CMOS technology, operates at a peak clock frequency of 125 MHz at 1.8 V (nominal), and dissipates an average power of 787 mW.  相似文献   
43.
A maximum-likelihood sequence estimation (MLSE) receiver is fabricated to combat dispersion/intersymbol interference (chromatic and polarization mode), noise (optical and electrical), and nonlinearities (e.g., fiber, receiver photodiode, or laser) in OC-192 metro and long-haul links. The MLSE receiver includes a variable gain amplifier with 40-dB gain range and 7.5-GHz 3-dB bandwidth, a 12.5-Gb/s 4-bit analog-to-digital converter, a dispersion-tolerant phase-locked loop, a 1:8 demultiplexer, and a digital equalizer implementing the MLSE algorithm. The MLSE receiver achieves more than 50% reach extension at signal-to-noise levels of interest as compared to conventional clock data recovery systems  相似文献   
44.
Developing a highly active, stable, and efficient non‐noble metal‐free functional electrocatalyst to supplant the benchmark Pt/C‐based catalysts in practical fuel cell applications remains a stupendous challenge. A rational strategy is developed to directly anchor highly active and dispersed copper (Cu) nanospecies on mesoporous fullerenes (referred to as Cu‐MFC60) toward enhancing oxygen reduction reaction (ORR) electrocatalysis. The preparation of Cu‐MFC60 involves i) the synthesis of ordered MFC60 via the prevalent nanohard templating technique and ii) the postfunctionalization of MFC60 with finely distributed Cu nanospecies through incipient wet impregnation. The concurrence of Cu and cuprous oxide nanoparticles in the as‐developed Cu‐MFC60 samples through relevant material characterizations is affirmed. The optimized ORR catalyst, Cu(15%)‐MFC60, exhibits superior electrocatalytic ORR characteristics with an onset potential of 0.860 vs reversible hydrogen electrode, diffusion‐limiting current density (?5.183 mA cm?2), improved stability, and tolerance to methanol crossover along with a high selectivity (four‐electron transfer). This enhanced ORR performance can be attributed to the rapid mass transfer and abundant active sites owing to the synergistic coupling effects arising from the mixed copper nanospecies and the fullerene framework.  相似文献   
45.
The short- and medium-chain dehydrogenase/reductase superfamilies are responsible for most chiral alcohol production in laboratories and industries. In nature, they participate in diverse roles such as detoxification, housekeeping, secondary metabolite production, and catalysis of several chemicals with commercial and environmental significance. As a result, they are used in industries to create biopolymers, active pharmaceutical intermediates (APIs), and are also used as components of modular enzymes like polyketide synthases for fabricating bioactive molecules. Consequently, random, semi-rational and rational engineering have helped transform these enzymes into product-oriented efficient catalysts. The rise of newer synthetic chemicals and their enantiopure counterparts has proved challenging, and engineering them has been the subject of numerous studies. However, they are frequently limited to the synthesis of a single chiral alcohol. The study attempts to defragment and describe hotspots of engineering short- and medium-chain dehydrogenases/reductases for the production of chiral synthons.  相似文献   
46.
This paper presents an overview of algorithmtransformation techniques and discusses their role inthe development of hardware-efficient and low-power VLSIalgorithms and architectures for communication systems. Algorithm transformation techniquessuch as retiming, look-ahead and relaxed pipelining,parallel processing, folding, unfolding, and strengthreduction are described. These techniques are applied statically (i.e., during the system designphase) and hence are referred to as static algorithmtransformations (SATs). SAT techniques alter thestructural and functional properties of a givenalgorithm so as to be able to jointly optimizeperformance measures in the algorithmic (signal-to-noiseratio [SNR] and bit error rate [BER]) and VLSI (powerdissipation, area and throughput) domains. Next, a new class of algorithm transformations referred toas dynamic algorithm transformations (DAT) is presented.These transformations exploit the nonstationarity in theinput signal environment to determine and assign minimum computational requirements foran algorithm in real time. Both SAT and DAT techniquesare poised to play a critical role in the development oflow-power wireless VLSI systems given the trend toward increasing digital signal processing inthese systems.  相似文献   
47.
In this brief, we present an integrated circuit implementation of a low-power digital filter in 0.35-/spl mu/m 3.3-V CMOS process. The low-power technique combines voltage overscaling (VOS) and algorithmic noise tolerance (ANT) to push the limits of energy efficiency beyond that achievable by voltage scaling alone. VOS refers to scaling the supply voltage beyond the limit imposed by the throughput constraints. ANT is an algorithmic level error-control technique that is employed to restore the algorithmic performance degradation in terms of output signal-to-noise ratio (SNR) caused by VOS. Measured results indicate 40%-67% reduction in energy dissipation over optimally voltage-scaled systems with less than 1-dB loss in SNR for a wide range of filter bandwidths (0.05f/sub s/-0.25f/sub s/, where f/sub s/ is the sampling frequency).  相似文献   
48.
A near-end crosstalk (NEXT) canceller using a fine-grain pipelined architecture is presented. The performance of the proposed pipelined NEXT canceller is demonstrated in the 125 Mb/s twisted-pair distributed data interface and 155.52 Mb/s asynchronous transfer mode local area network applications. In addition, we analyze the computational complexity of the proposed pipelined NEXT canceller. It is shown that this architecture can be clocked at a rate that is 107 times faster than the serial architecture with a maximum loss of 2.0 dB in signal-to-noise ratio (SNR)  相似文献   
49.
Translational research projects target a wide variety of diseases, test many different kinds of biomedical hypotheses, and employ a large assortment of experimental methodologies. Diverse data, complex execution environments, and demanding security and reliability requirements make the implementation of these projects extremely challenging and require novel e-Science technologies.  相似文献   
50.
The corrosion inhibition effect of 4-{[(1Z)-(2-chloroquinolin-3-yl)methylene]amino} phenol (CAP), N-[(1Z)-(2-chloroquinolin-yl)methylene]-N-(4-methoxyphenyl)amine (CMPA) and N-[(1E)-(2-chloroquinolin-3-yl)methylene]-N-(4-nitrophenyl)amine (CNPA) on mild steel in 1.0 M HCl has been investigated using mass loss, polarization and electrochemical impedance techniques at 300 K. The inhibition efficiencies increased with increase in inhibitors concentration. Polarization studies showed that the inhibitors are of predominantly cathodic character. Among the three compounds studied, CAP exhibited the best performance giving more than 97% IE. Some samples of mild steel were examined by SEM. All the inhibitors were found to adsorb on the mild steel surface according to the Langmuir adsorption isotherm.  相似文献   
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司    京ICP备09084417号-23

京公网安备 11010802026262号