| 多核处理架构的安全实现 |
| |
| 引用本文： | 万月亮,代宏伟,刘宏志,童克东.多核处理架构的安全实现[J].信息网络安全,2010(10):66-68. |
| |
| 作者姓名： | 万月亮 代宏伟 刘宏志 童克东 |
| |
| 作者单位： | 1. 北京工商大学计算机与信息工程学院,北京,100048
2. 北京锐安科技有限公司,北京,100044 |
| |
| 摘 要： | 随着网络带宽增加,网络应用协议日趋复杂,网络数据采集设备面临性能和复杂性等多方面的挑战。为此提出一种分级网络数据处理架构,该架构采用模块化设计,根据网络数据流特性采用两级处理,第1级处理采用FPGA＋专用多核处理器架构,第2级处理采用FPGA＋X86架构。该架构具有可扩展,高集成特性,能够很好满足网络技术的发展。
|
| 关 键 词： | 网络协议 两级处理 现场可编程门阵列 |
Security scheme for multi-core architecture |
| |
| Wan Yueliang,Dai Hongwei,Liu Hongzhi,Tong Kedong.Security scheme for multi-core architecture[J].Netinfo Security,2010(10):66-68. |
| |
| Authors: | Wan Yueliang Dai Hongwei Liu Hongzhi Tong Kedong |
| |
| Affiliation: | Wan Yueliang Dai Hongwei Liu Hongzhi Tong Kedong (1. College of Computer and lnformation Engineering, Beijing Technology and Business University, Beijing 100048 China, 2. Run Technologies Co.,Ltd. Beijing 100044 China) |
| |
| Abstract: | With the increase of network bandwidth and the growing complexity of network application protocols, network data acquisition equipment is facing the challenges of performance and complexity. Two-stage network data analytic architecture was developed. Modular design was adopted. According to network data flow characteristics, two-stage architecture was used, FPGA and special multi-core processors was used to first-stage architecture; FPGA and Special X86 processors was adopted for second-stage architecture. While meeting the development of network, the architecture has scalable, highly integrated features. |
| |
| Keywords: | Network Protocol Two-stage Processing FPGA |
| 本文献已被 维普 万方数据 等数据库收录！ |
|
