| 高帧频面阵CCD实时显示系统设计 |
| |
| 引用本文： | 朱小明,张建忠.高帧频面阵CCD实时显示系统设计[J].数字社区&智能家居,2014(12):8277-8278. |
| |
| 作者姓名： | 朱小明 张建忠 |
| |
| 作者单位： | 中国科学院长春光学精密机械与物理研究所,吉林长春130033 |
| |
| 基金项目： | “空地一体高精度定位定姿测量仪2012YQ160185”国家重大科学仪器设备开发专项支持 |
| |
| 摘 要： | 为了能够在特殊环境下拍摄到最优的图像,需要实时地调整相机参数,这要求实时显示拍摄的图像。使用FPGA配合通用Camera Link采集卡,设计了一套通用性很强的高帧频面阵CCD实时显示系统,使用Verilog HDL语言编写CCD驱动程序,能够通过USB实时调整相机的工作参数,使相机工作在最佳状态,使用KAI340D CCD在205.6fps的帧频下测试,系统工作良好,满足了实验需求。
|
| 关 键 词： | CCD 实时显示 FPGA 驱动时序 Camera Link |
Design of High Frame Frequence Array CCD Real-Time Display System |
| |
| ZHU Xiao-ming,ZHANG Jian-zhong.Design of High Frame Frequence Array CCD Real-Time Display System[J].Digital Community & Smart Home,2014(12):8277-8278. |
| |
| Authors: | ZHU Xiao-ming ZHANG Jian-zhong |
| |
| Affiliation: | (Changchun Institute of Optics, Fine Mechanics and Physics, Chinese Academy of Sciences,Changchun 130033, China) |
| |
| Abstract: | A universal purpose real-time display system is designed for achieving optimal image at extreme execrable environment, by real-timely adjusting parameters of the camera. FPGA and general Camera Link data acquisition card are core devices of the system, CCD driving program is completed with Verilog HDL language, and USB module is used to sending control orders to make sure that camera works in best condition. The hole system is tested by KAI0340D CCD at 205.6 fps frame rate, and works well. It meets the experimental requirments. |
| |
| Keywords: | CCD real-time display FPGA driving program camera link |
| 本文献已被 维普 等数据库收录！ |
