首页 | 官方网站   微博 | 高级检索  
     

一种抗窃听USB设备控制器
引用本文:郁滨,赵松银.一种抗窃听USB设备控制器[J].计算机应用研究,2017,34(4).
作者姓名:郁滨  赵松银
作者单位:信息工程大学 密码工程学院,武警工程大学 电子技术系
基金项目:信息保障技术国防重点实验室开放基金(KJ-14-103);河南省科技攻关计划项目(132102210003)
摘    要:针对USB总线窃听问题,通过深入分析USB传输特性设计实现了一种抗窃听设备控制器。该设备控制器于接口电路与端点缓冲区之间嵌入分组密码模块与端点独立的序列密码模块,使得加解密能够在数据存取过程中透明进行且支持USB的全部传输方式与多管道应用。接口电路与密码模块设计支持流水传输,基本消除了加解密对端点缓冲区存取速度的影响。基于FPGA平台对其进行了实现,并结合Nios II片上系统与主机端软件进行了测试。测试结果表明该设备控制器能够正确地对总线数据进行加解密,可为各类外设提供抗窃听的USB通信能力。

关 键 词:通用串行总线  窃听攻击  现场可编程门阵列  传输加密
收稿时间:2016/2/28 0:00:00
修稿时间:2017/2/19 0:00:00

A USB device controller resistant eavesdropping attacks
Yu Bin and Zhao Songyin.A USB device controller resistant eavesdropping attacks[J].Application Research of Computers,2017,34(4).
Authors:Yu Bin and Zhao Songyin
Affiliation:College of cryptography engineering,Information Engineering University,Zhengzhou Henan 450001,
Abstract:Through in-depth analysis of USB transfer characteristics, this paper proposed a device controller to against eavesdropping attacks. It supports all transfer types and multi-pipe applications by combining block cipher module and stream cipher module with an endpoint independent design. The cipher modules embedded between the function interface and endpoint buffer can encrypt/decrypt data in the access process transparently. The interface and cipher modules design with pipelined transmission support substantially eliminates the impact of encryption/decryption to endpoint buffer access speed. Its implementation based on FPGA platform has been tested with Nios II system on-chip and host software. The results show that the device controller can correctly encrypt/decrypt the bus data, which means anti-eavesdropping communication capability for USB peripherals.
Keywords:USB  eavesdropping attack  FPGA  transmission encryption
点击此处可从《计算机应用研究》浏览原始摘要信息
点击此处可从《计算机应用研究》下载全文
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司    京ICP备09084417号-23

京公网安备 11010802026262号