首页 | 官方网站   微博 | 高级检索  
     

基于ISS的多处理器嵌入式系统模拟方案
引用本文:宋彭涛,田斌,蒋烈辉,李继中,王九宇.基于ISS的多处理器嵌入式系统模拟方案[J].计算机工程,2010,36(21):280-282,285.
作者姓名:宋彭涛  田斌  蒋烈辉  李继中  王九宇
作者单位:(信息工程大学信息工程学院,郑州 450002)
基金项目:国家"863"计划基金资助项目,河南省科技攻关计划基金资助项目
摘    要:提出一种基于ISS的多处理器嵌入式系统模拟方案。采用基于总线的互连方式,合理利用共享内存机制,解决不同处理器进程间的通信问题。提出全局时钟同步机制,实现对所有处理器单元的调度安排,使各处理器之间保持步调一致。分析表明,该方案能够实现对单个或多个同源或不同源目标代码的模拟与跟踪。

关 键 词:嵌入式系统  指令集模拟器  多处理器

Scheme of Multi-processor Embedded System Simulation Based on ISS
SONG Peng-tao,TIAN Bin,JIANG Lie-hui,LI Ji-zhong,WANG Jiu-yu.Scheme of Multi-processor Embedded System Simulation Based on ISS[J].Computer Engineering,2010,36(21):280-282,285.
Authors:SONG Peng-tao  TIAN Bin  JIANG Lie-hui  LI Ji-zhong  WANG Jiu-yu
Affiliation:(Institute of Information Engineering, Information Engineering University, Zhengzhou 450002, China)
Abstract:This paper provides a scheme of multi-processor embedded system simulation based on Instruction Set Simulator(ISS). By adopting interconnection based on bus and mechanism of sharing global memory, it can efficiently solve the problem of communication between processors. The global clock synchronization is introduced to realize flexibly the schedule for all processing units, which keeps the processors in step. Analysis show that the simulator can simulate and track one or more homologous object code which can also come from different sources.
Keywords:embedded system  Instruction Set Simulator(ISS)  multi-processor
本文献已被 维普 万方数据 等数据库收录!
点击此处可从《计算机工程》浏览原始摘要信息
点击此处可从《计算机工程》下载全文
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司    京ICP备09084417号-23

京公网安备 11010802026262号