首页 | 官方网站   微博 | 高级检索  
     

嵌入式系统中高性能MCU控制器的设计与实现
引用本文:赵倩,郭腊梅,闵敬国.嵌入式系统中高性能MCU控制器的设计与实现[J].上海电力学院学报,2006,22(2):109-112.
作者姓名:赵倩  郭腊梅  闵敬国
作者单位:1. 上海电力学院,计算机与信息工程学院,上海,200090
2. 上海华虹集团,上海,200020
3. 安臣视频设备上海有限公司,上海,200001
摘    要:提出了一种高性能MCU的控制器实现结构,利用一级流水线的预取址技术实现2时钟/机器周期,利用硬布线逻辑结构和多时钟体系结构以实现指令节拍发生器的功能.与传统8051相比,其速度大大提高,并扩展了标准8051的中断系统,具有实时、高速、多中断源的特点.利用Cadence EDA工具对电路进行了仿真,仿真结果验证了设计的准确性,并成功地在A ltera的APEX20K上通过了FPGA仿真.

关 键 词:微控制器  中断系统  多时钟体系
文章编号:1006-4729(2006)02-0109-04
收稿时间:1/5/2006 12:00:00 AM
修稿时间:2006年1月5日

Design of a High-Performance Microcontroller in the Embedded System
ZHAO Qian,GUO La-Mei and MIN Jing-Guo.Design of a High-Performance Microcontroller in the Embedded System[J].Journal of Shanghai University of Electric Power,2006,22(2):109-112.
Authors:ZHAO Qian  GUO La-Mei and MIN Jing-Guo
Affiliation:1. School of Computer and Information Engineering, Shanghai University of Electric Power, Shanghai 200090,China; 2. Shanghai Huahong Group,Shanghai 200070, China; 3. An Chen Video Facility Shanghai Co. , Dat, Shanghai 20001, China
Abstract:A high-performance microcontroller is described,in which 2-clock period per machine cycle architecture and pre-fetching instruction method of the first level pipeline technology are put forward to improve MCU's power efficiency.At the same time,the MCU also adopts a hard-wired control unit and multiple clock systems architecture to achieve instruction timing function.This MCU's speed is higher than the standard Intel 8051,successfully simulated in Cadence EDA tools and also in Altera's APEX20K FPGA.
Keywords:microcontroller  interrupt system  multiple clock system
本文献已被 CNKI 维普 万方数据 等数据库收录!
点击此处可从《上海电力学院学报》浏览原始摘要信息
点击此处可从《上海电力学院学报》下载全文
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司    京ICP备09084417号-23

京公网安备 11010802026262号