Multiple bit upsets mitigation in memory by using improved hamming codes and parity codes |
| |
Authors: | ZHU Ming XIAO Li-yi and TIAN Huan |
| |
Affiliation: | [1]Microelectronics Center,Harbin Institute of Technology,Harbin 150001,China [2]National Key Laboratory of Science and Technology on Reliability Physics and Application Technology of Electrical Component,Guangzhou 510610,China |
| |
Abstract: | This paper combines improved Hamming codes and parity codes to assure the reliability of memory in presence of multiple bit upsets with low cost overhead.The redundancy bits of improved Hamming codes will be appended at the end of data bits,which eliminates the overhead of interspersing the redundancy bits at the encoder and decoder.The reliability of memory is further enhanced by the layout architecture of redundancy bits and data bits.The proposed scheme has been implemented in Verilog and synthesized using the Synopsys tools.The results reveal that the proposed method has about 19% less area penalties and 13% less power consumption comparing with the current two-dimensional error codes,and its latency of encoder and decoder is 63% less than that of Hamming codes. |
| |
Keywords: | memory multiple bit upsets improved hamming codes two-dimensional error codes |
本文献已被 CNKI 维普 万方数据 等数据库收录! |
| 点击此处可从《哈尔滨工业大学学报(英文版)》浏览原始摘要信息 |
|
点击此处可从《哈尔滨工业大学学报(英文版)》下载全文 |