首页 | 官方网站   微博 | 高级检索  
     

AN IMPROVED MODEL OF THE INTERCONNECTION DELAY OF MULTICHIP MODULES
作者姓名:Lai  Jinmei  Li  Ke  Lin  Zhenghui  Huang  Peizhong
作者单位:Lai Jinmei Li Ke Lin Zhenghui Huang Peizhong(information and Electronic Engineering Dept.,Zhejiang University,Hangzhou 310027)(Electronic Information School,Shanghai Jiaotong University,Shanghai 200030)
摘    要:Moments of the system transfer function are closely related with the interconnection delays. Based on the first three moments, this paper presents an improved delay model for multichip module interconnection network. The model reveals an explicit causal relationship between delay of non-monotonic rising node voltage in tree-structure and design parameters. Obtained results not only provide a viable new method for computing interconnection delay, but also present a critical link between signal responses and design parameters. The derived formulas provide a tool to solve problems in the study of performance driven layout and routing algorithms.


An improved model of the interconnection delay of multichip modules
Lai Jinmei Li Ke Lin Zhenghui Huang Peizhong.AN IMPROVED MODEL OF THE INTERCONNECTION DELAY OF MULTICHIP MODULES[J].Journal of Electronics,1999,16(3):284-288.
Authors:Jinmei Lai  Ke Li  Zhenghui Lin  Peizhong Huang
Affiliation:(1) Information and Electronic Engineering Dept., Zhejiang University, 310027 Hangzhou;(2) Electronic Information School, Shanghai Jiaotong University, 200030 Shanghai
Abstract:Moments of the system transfer function are closely related with the interconnection delays. Based on the first three moments, this paper presents an improved delay model for multichip module interconnection network. The model reveals an explicit causal relationship between delay of non-monotonic rising node voltage in tree-structure and design parameters. Obtained results not only provide a viable new method for computing interconnection delay, but also present a critical link between signal responses and design parameters. The derived formulas provide a tool to solve problems in the study of performance driven layout and routing algorithms.
Keywords:Multichip module  Interconnection delay  Interconnect transmission lines  Moment generation  Moment matching
本文献已被 CNKI SpringerLink 等数据库收录!
点击此处可从《电子科学学刊(英文版)》浏览原始摘要信息
点击此处可从《电子科学学刊(英文版)》下载全文
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司    京ICP备09084417号-23

京公网安备 11010802026262号