| 一种数字预失真器的实现方法 |
| |
| 引用本文： | 王飞俊,金明录,孙鹏.一种数字预失真器的实现方法[J].通信技术,2011,44(1):154-156. |
| |
| 作者姓名： | 王飞俊 金明录 孙鹏 |
| |
| 作者单位： | 大连理工大学电子信息与电气工程学部,辽宁,大连,116024 |
| |
| 摘 要： | 针对功率放大器引起的非线性失真问题,提出一种基于极坐标查找表的数字基带预失真系统,使用Altera DSP Builder Quartus II等工具软件完成该系统的设计、综合与适配。仿真及实验结果表明,该系统能较好的补偿功率放大器的非线性失真,且具有占用现场可编程门阵列（FPGA）硬件资源少,系统复杂度低的特点。
|
| 关 键 词： | 极坐标查找表 数字预失真 现场可编程门阵列 硬件实现 |
An Implementation of Digital Predistorter |
| |
| WANG Fei-jun,JIN Ming-lu,SUN Peng.An Implementation of Digital Predistorter[J].Communications Technology,2011,44(1):154-156. |
| |
| Authors: | WANG Fei-jun JIN Ming-lu SUN Peng |
| |
| Affiliation: | (Faculty of Electronic Information and Electrical Engineering,Dalian University of Technology,Dalian Liaoning 116024,China) |
| |
| Abstract: | For the distortion caused by power amplifier,a polar look-up table-based digital baseband predistortion system is proposed,and its design,synthesis and fit are realized by tools such as Altera DSP Builder and Quartus II.The simulation results indicate that the proposed system could effectively compensate nonlinearity of the power amplifier at little accupation of FPGA hardware resource and low complexity. |
| |
| Keywords: | polar look-up table digital predistortion FPGA hardware implementation |
| 本文献已被 维普 万方数据 等数据库收录！ |
|
