首页 | 官方网站   微博 | 高级检索  
     

高速编码半导体激光器控制电路设计
引用本文:宋毅恒,汪高勇,华振斌,孙乐.高速编码半导体激光器控制电路设计[J].光电技术应用,2009,24(1).
作者姓名:宋毅恒  汪高勇  华振斌  孙乐
作者单位:1. 光电系统信息控制技术国家级实验室,河北,三河,065201
2. 东北电子技术研究所,辽宁,锦州,121000
3. 国家铁路罐车客计量站锦州分站,辽宁,锦州,121000
摘    要:基于单片机和高速复杂可编程逻辑器件(CPLD)技术,介绍了单片机模块、CPLD处理模块和驱动电路模块的基本设计方法.重点阐述了通过CPLD硬件电路对外围RAM进行寻址的设计思想,同时给出RAM寻址电路的读写时序关系图.通过示波器(TDS5104B)观测,证明控制电路产生的脉冲序列编码具有精度高、速度快、间隔可变等优点.

关 键 词:单片机(SCM)  半导体激光器

Design of Control Circuit for High Speed Coded Semiconductor Laser
SONG Yi-heng,WANG Gao-yong,HUA Zhen-bin,SUN Le.Design of Control Circuit for High Speed Coded Semiconductor Laser[J].Electro-Optic Technology Application,2009,24(1).
Authors:SONG Yi-heng  WANG Gao-yong  HUA Zhen-bin  SUN Le
Affiliation:SONG Yi-heng1,WANG Gao-yong1,HUA Zhen-bin1,SUN Le2(1.National Laboratry of Electro-Optic System Technology,Sanhe 065201,China,2.Northeast Research Institute of Electronics Technology,Jinzhou 121000,3.Jinzhou Station of National Railway Tank Car Guest Metrological Station,China)
Abstract:Based on the SCM and the complex programmable logic device(CPLD) technique,the basic design methods of SCM module,CPLD management module and the drive circuit module are introduced.The design way of addressing the peripheral RAM by the hardware circuit of the CPLD is explained,the diagram of time sequence of the addressing RAM circuit is given out at the same time.The pulse sequence code generated by the control circuit is proved to have the virtue of high precision,high speed and the changable interval thr...
Keywords:CPLD
本文献已被 CNKI 维普 万方数据 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司    京ICP备09084417号-23

京公网安备 11010802026262号