| 基于FPGA的TPC编译码器设计与实现 |
| |
| 引用本文： | 李超.基于FPGA的TPC编译码器设计与实现[J].电子科技,2015,28(5):121. |
| |
| 作者姓名： | 李超 |
| |
| 作者单位： | (中国电子科技集团公司第20研究所 通信部,陕西 西安 710068) |
| |
| 摘 要： | 介绍了Turbo乘积码(TPC)的编译码原理,并对TPC码字结构进行了分析。在高斯信道下给出了子码为扩展汉明码(64,57,4)的TPC码的误码率性能,并对编译码器的模块设计进行说明,同时采用Altera公司的EP2S180芯片完成了方案验证。结果表明,在系统时钟为100 MHz的情况下,译码时延约为44 μs,可较好地满足实时性需求。
|
| 关 键 词： | Turbo乘积码 迭代译码 FPGA实现 |
Design and Realization of TPC Coding Based on FPGA |
| |
| LI Chao.Design and Realization of TPC Coding Based on FPGA[J].Electronic Science and Technology,2015,28(5):121. |
| |
| Authors: | LI Chao |
| |
| Affiliation: | (Communications Division,20th Research Institute of CETC,Xi'an 710068,China) |
| |
| Abstract: | This paper introduces the principle of encoding and decoding on Turbo Product Code (TPC),and analyzes the structure of TPC coding.Taking Sub code (64,57,4) extended Hamming code in Gauss channel,this paper presents the performance of signal to noise ratio,and introduces the design of the module for TPC coding.Finally the Altera EP2S180 chip is used to verify the scheme.Results show that when the system clock is 100 MHz,the decoding delay is approximately 44 μs,which can meet the requirement of real timeness. |
| |
| Keywords: | turbo product code iterative decoding FPGA realization |
| 本文献已被 万方数据 等数据库收录！ |
| 点击此处可从《电子科技》浏览原始摘要信息 |
|
点击此处可从《电子科技》下载全文 |
|
