基于提高效率方法的CMOS功率放大器设计 |
| |
引用本文: | 韦小刚,吴明赞,李竹.基于提高效率方法的CMOS功率放大器设计[J].电子器件,2011,34(2). |
| |
作者姓名: | 韦小刚 吴明赞 李竹 |
| |
作者单位: | 南京理工大学自动化学院 |
| |
摘 要: | 利用共源共栅电感可以提高共源共栅结构功率放大器的效率。这里描述了一种采用共源共栅电感提高效率的5.25GHz WLAN的功率放大器的设计方法,使用CMOS工艺设计了两级全差分放大电路,在此基础上设计输入输出匹配网络,然后使用ADS软件进行整体仿真,结果表明在1.8V电源电压下,电路改进后于改进前相比较,用来表示功率放大器效率的功率附加效率(PAE)提高了两个百分比。最后给出了功放版图。
|
关 键 词: | 功率放大器 共源共栅电感 效率 CMOS工艺 |
The Design of CMOS Power Amplifiers Based on A Efficiency-Boosting Method |
| |
Abstract: | The efficiency of the cascode power amplifier can be boosted by use of cascode-inductance. In this paper, the design of power amplifier using cascode-inductance for 5.25GHz WLAN is described. The method is applied to a full differential two-stage amplifier, and then the input-output matching network is designed. Then the global simulation is completed by the ADS software. The results show that, with 1.8V supply voltage, the power-added efficiency of the improved PA has about two-percent increasement. Finally, the layout of the improved PA is presented. |
| |
Keywords: | Power Amplifier Cascode-Inductance Efficiency CMOS process |
|
| 点击此处可从《电子器件》浏览原始摘要信息 |
|
点击此处可从《电子器件》下载全文 |
|