首页 | 官方网站   微博 | 高级检索  
     

非钟控状态下的判优逻辑电路研究
引用本文:刘杰,韦永梅.非钟控状态下的判优逻辑电路研究[J].太原科技大学学报,2005,26(4):291-295.
作者姓名:刘杰  韦永梅
作者单位:阜阳师范学院物理系,安徽,阜阳,236041
摘    要:以非钟控判优逻辑电路为例,探讨了判优逻辑电路的分类标准、类型定义及相互关系,给出了各种判优逻辑的实现电路,并就各种判优逻辑电路的性能和可行性进行了论述.研究结果不仅说明了判优逻辑电路具有不同的工作方式和应用环境,还有助于指导设计人员选择判优逻辑电路,设计高智能芯片.

关 键 词:判优逻辑电路  优先级  操作申请
文章编号:1673-2057(2005)04-0291-05
收稿时间:2005-04-10
修稿时间:2005年4月10日

Research on the Judging Priority Logic Circuits Under the Non-Clock-Control States
LIU Jie,WEI Yong-mei.Research on the Judging Priority Logic Circuits Under the Non-Clock-Control States[J].Journal of Taiyuan University of Science and Technology,2005,26(4):291-295.
Authors:LIU Jie  WEI Yong-mei
Affiliation:Dept. of Physics, Fuyang Teachers College, Anhui Fuyang 236041, China
Abstract:Based on the analysis of judging priority logic circuits, their classified standards, type definitions and mutual relations are studied under the non-clock control states and their various realizing circuits are presented. Then , their property and feasibility are discussed. The research results not only show that they have many different working methods and application conditions, but help circuit designers elect the circuits so as to design high intelligent ICs.
Keywords:logic circuit of judging priority  priority level  operation application
本文献已被 CNKI 维普 万方数据 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司    京ICP备09084417号-23

京公网安备 11010802026262号