基于Nios II的弹载高速图像存储记录仪 |
| |
引用本文: | 刘浩,尤文斌,裴东兴,牛跃听.基于Nios II的弹载高速图像存储记录仪[J].电子器件,2017,40(4). |
| |
作者姓名: | 刘浩 尤文斌 裴东兴 牛跃听 |
| |
基金项目: | 高过载条件下复杂机电设备贮存寿命评估研究 |
| |
摘 要: | 针对传统弹载图像存储记录仪存在硬件电路体积大、系统扩展性差、数据存储速率低等问题,提出了一种基于Nios II的弹载高速图像存储器设计方案。以FPAG片上软核处理器Nios II为控制核心,采用新的双级流水线存储阵列结构实现图像数据的高速存储,通过信号接口阻抗匹配方案有效增强LVDS图像信号接收稳定性。系统能以240Mb/s的速率循环存储图像数据,具有稳定性强和微体积的优点,试验证明系统稳定可靠,能实现弹载高速图像的精准高速存储。
|
关 键 词: | 图像记录仪 Nios软核 双级存储结构 LVDS接口 |
Missile High-speed Image Storage Based on Nios II |
| |
Abstract: | In view of the traditional missile-borne image storage recorder has problems of hardware circuit is big, poor system scalability, low speed of data storage, a kind of design program is put forward based on Nios II for missile-borne high-speed image memory. The program built on FPAG sheet Nios II soft-core processor as the control core, adopting a new dual-stage pipeline storage array structure to achieve image data high-speed memory, through signal interface impedance matching program effectively enhance the LVDS image signal reception stability. The system is capable of 240Mb/s rate cycle storing image data, and has a strong stability and micro-volume advantages, the test proved that the system is reliable and can achieve precision high-speed storage of missile-borne high-speed image. |
| |
Keywords: | Image recorder Nios soft-core Two-stage storage structure LVDS Interface |
|
| 点击此处可从《电子器件》浏览原始摘要信息 |
|
点击此处可从《电子器件》下载全文 |
|