| 一种用于THD优化的模拟乘法器设计 |
| |
| 引用本文： | 王松林, 林昌全, 来新泉,.一种用于THD优化的模拟乘法器设计[J].电子器件,2007,30(6):2084-2087. |
| |
| 作者姓名： | 王松林 林昌全 来新泉 |
| |
| 作者单位： | 西安电子科技大学电路CAD所,西安,710071 |
| |
| 摘 要： | 为有效地提高有源功率因数校正控制器(APFC)1]性能,设计了一种用可控电流法实现,可应用于连续/临界型(CCM/DCM)升压(BOOST)模式APFC的模拟乘法器.该乘法器有较好的线性特性,线性范围达到0~3V,与传统方法相比,特别嵌入了总谐波失真(THD)优化电路,从而达到最优化输入电流THD,提高功率因数的目的.最后给出了具体的乘法器电路图和仿真结果.
|
| 关 键 词： | APFC 乘法器 THD优化 可控电流法 |
| 文章编号： | 1005-9490(2007)06-2084-04 |
| 修稿时间： | 2006年10月31 |
Analog Multiplier with THD Optimizer Circuit |
| |
| WANG Song-lin,LIN Chang-quan,LAI Xin-quan.Analog Multiplier with THD Optimizer Circuit[J].Journal of Electron Devices,2007,30(6):2084-2087. |
| |
| Authors: | WANG Song-lin LIN Chang-quan LAI Xin-quan |
| |
| Affiliation: | Institute of Electronic CAD; Xidian University; Xi; an 710071; China |
| |
| Abstract: | To improve the performance of active power factor correction (APFC), an analog multiplier for CCM/DCM Boost PFC Pre-regulator is developed.This circuit adopts the theory of control current division. This multiplier can work in a good linear operation range from 0V to 3 V, compared with conventional methods , specially can also correct power factor by reducing the Total Harmonic Distortion (THD) of the AC input current with embedded THD optimize circuit. The detailed circuit and the simulation result are shown in the end. |
| |
| Keywords: | APFC multiplier THD optimizer control current division |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
| 点击此处可从《电子器件》浏览原始摘要信息 |
|
点击此处可从《电子器件》下载全文 |
|
