| 数控系统中精插补芯片FPGA的配置 |
| |
| 引用本文： | 张金霞,赵东标.数控系统中精插补芯片FPGA的配置[J].机械与电子,2007(3):30-32. |
| |
| 作者姓名： | 张金霞 赵东标 |
| |
| 作者单位： | 南京航空航天大学机电学院,江苏,南京,210016 |
| |
| 摘 要： | 以由CPU和大规模可编程逻辑控制器FPGA构建的四轴数控系统为对象,介绍了一种利用CPLD对精插补芯片FPGA进行配置的实用方法,论述了配置硬件接口设计和软件编程.该方法由CPLD控制配置过程,EPROM存储配置文件,实现了FPGA的被动串行配置,增强了数控系统的保密性、简化了系统电路.
|
| 关 键 词： | 数控系统 FPGA CPLD 被动串行配置 四轴数控系统 精插补 芯片 FPGA 被动串行配置 NC System Interpolation Fine 系统电路 简化 保密性 增强 配置文件 存储 EPROM 配置过程 编程逻辑控制器 实用方法 软件编程 硬件接口设计 |
| 文章编号： | 1001-2257（2007）03-0030-03 |
| 修稿时间： | 2006-09-26 |
Configuration of FPGA for Fine Interpolation in NC System |
| |
| ZHANG Jin-xia,ZHAO Dong-biao.Configuration of FPGA for Fine Interpolation in NC System[J].Machinery & Electronics,2007(3):30-32. |
| |
| Authors: | ZHANG Jin-xia ZHAO Dong-biao |
| |
| Affiliation: | College of Mechanical and Electrical Engineering,Nanjing University of Aeronautics and Astronautics, Nanjing 210016,China |
| |
| Abstract: | A method of configuring FPGA with CPLD is introduced for the 4-axis numerical control system constructed from CPU and field programmable gate array.The design of interface and software is presented.The passive serial configuration of FPGA is controlled by CPLD.EPROM is selected to store the configuration program.It can improve encryption of the CNC system,and simplify the circuit. |
| |
| Keywords: | numerical control system FPGA CPLD passive serial configuration |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
