首页 | 官方网站   微博 | 高级检索  
     


Low power and high speed design issues of CMOS  Hamming code generation and error detection circuit at 22 nm and 16 nm channel length of MOS transistor
Authors:Bari  Surajit  De  Debashis  Sarkar  Angsuman
Affiliation:1.ECE Department, Narula Institute of Technology, Kolkata, India
;2.Department of Computer Science and Engineering, Maulana Abul Kalam Azad University of Technology, West Bengal, Salt Lake, Kolkata, West Bengal, India
;3.ECE Department, Kalyani Government Engineering College, Kalyani, Nadia, West Bengal, India
;
Abstract:Microsystem Technologies - This paper represents low power and high speed design issues of Hamming code generation and error detection circuit using complementary metal oxide semiconductor (CMOS)...
Keywords:
本文献已被 SpringerLink 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司    京ICP备09084417号-23

京公网安备 11010802026262号