首页 | 官方网站   微博 | 高级检索  
     

一种速度优化的流水线模数转换电容误差平均技术
引用本文:李福乐,李冬梅,张春,王志华.一种速度优化的流水线模数转换电容误差平均技术[J].电子学报,2002,30(9):1285-1287.
作者姓名:李福乐  李冬梅  张春  王志华
作者单位:清华大学电子工程系,北京 100084
摘    要:无源电容误差平均技术是一种本质线性(Inherently Linear)的流水线模数转换电容失配校准技术,但其转换速度是传统技术的一半.为了提高速度,本文提出了一种改进的电容误差平均技术.该技术从减少一个转换周期所需的时钟相数目和减少每个时钟相的时间两个方面来优化速度.电路分析和MATLAB仿真表明,在两种典型的情况下,改进的技术能将速度提高52%(跨导放大器为开关电容共模反馈)和64%(跨导放大器为非开关电容共模反馈)以上.改进的技术更适用于高速高精度及连续工作的应用场合.

关 键 词:电容误差平均  流水线  模数转换  
文章编号:0372-2112(2002)09-1285-03

An Improved Capacitor Averaging Technique for Pipelined ADCs
LI Fu-le,LI Dong-mei,ZHANG Chun,WANG Zhi-hua.An Improved Capacitor Averaging Technique for Pipelined ADCs[J].Acta Electronica Sinica,2002,30(9):1285-1287.
Authors:LI Fu-le  LI Dong-mei  ZHANG Chun  WANG Zhi-hua
Affiliation:Dept of Electronic Engineering,Tsinghua University,Beijing 100084,China
Abstract:Passive capacitor error averaging is an inherently linear capacitor mismatch calibration technique for pipelined analog-to-digital conversion, but its conversion speed is halved because of double sampling and double transferring. An improved capacitor error averaging technique is presented to make the conversion faster. The conversion speed is improved through the reduction of the number of the clock phases required for one conversion and the time allocated for one clock phase. Circuits analysis and MATLAB simulation indicate that the speed can be typically improved by more than 52% or 64% when the OTA is switched-capacitor common-mode feed back or not.The improved technique is ideal for applications of high-speed, high-resolution,and continuous operation.
Keywords:capacitor error averaging  pipeline  analog-to-digital conversion
本文献已被 CNKI 维普 万方数据 等数据库收录!
点击此处可从《电子学报》浏览原始摘要信息
点击此处可从《电子学报》下载全文
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司    京ICP备09084417号-23

京公网安备 11010802026262号