首页 | 官方网站   微博 | 高级检索  
     


Multi-resource scheduling for FPGA systems
Affiliation:1. Università degli Studi di Cagliari , Italy;2. Università degli Studi dell''Aquila, Italy;3. Università degli Studi di Sassari, Italy;4. Thales Alenia Space España, Spain;5. Philips, Netherlands;6. Eindhoven University of Technology, Netherlands;7. Institute of Information Theory and Automation, Czech Republic;8. Tampere University, Finland;9. Charles University, Czechia;10. Universidad de Granada, Spain;11. Nokia, Finland;12. University of Turku, Finland;13. Abinsula, Italy;14. InstitutoTecnólogico de Informática, Spain;15. Camea, Czech Republic;p. Seven Solutions, Spain;q. Delft University of Technology, Netherlands
Abstract:In modern cloud data centers, reconfigurable devices (FPGAs) are used as an alternative to Graphics Processing Units to accelerate data-intensive computations (e.g., machine learning, image and signal processing). Currently, FPGAs are configured to execute fixed workloads, repeatedly over long periods of time. This conflicts with the needs, proper to cloud computing, to flexibly allocate different workloads and to offer the use of physical devices to multiple users. This raises the need for novel, efficient FPGA scheduling algorithms that can decide execution orders close to the optimum in a short time. In this context, we propose a novel scheduling heuristic where groups of tasks that execute together are interposed by hardware reconfigurations. Our contribution is based on gathering tasks around a high-latency task that hides the latency of tasks, within the same group, that run in parallel and have shorter latencies. We evaluated our solution on a benchmark of 37500 random workloads, synthesized from realistic designs (i.e., topology, resource occupancy). For this testbench, on average, our heuristic produces optimum makespan solutions in 47.4% of the cases. It produces acceptable solutions for moderately constrained systems (i.e., the deadline falls within 10% of the optimum makespan) in 90.1% of the cases.
Keywords:Resource constrained scheduling  FPGA  Reconfigurable hardware
本文献已被 ScienceDirect 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司    京ICP备09084417号-23

京公网安备 11010802026262号