| 硬件描述语言与数字电路设计 |
| |
| 引用本文： | 夏琰,师卫.硬件描述语言与数字电路设计[J].电力学报,2009,24(2). |
| |
| 作者姓名： | 夏琰 师卫 |
| |
| 作者单位： | 1. 山西大学工程学院,太原,030013
2. 太原理工大学,太原,030024 |
| |
| 摘 要： | EDA技术进行系统设计的主要表达手段,硬件描述语言VHDL是目前数字系统仿真应用中一种最为实用的语言。介绍了VHDL语言及其基本特点,讨论其在EDA设计中的诸多优点,并以三人表决器为例,说明了用VHDL语言设计数字电路的方法及其在设计仿真中的重要作用,并给出了仿真波形。
|
| 关 键 词： | 硬件描述语言 仿真 数字电路 |
VHDL and Digital Ccircuit Ddesign |
| |
| XIA Yan,SHI Wei.VHDL and Digital Ccircuit Ddesign[J].Journal of Electric Power,2009,24(2). |
| |
| Authors: | XIA Yan SHI Wei |
| |
| Affiliation: | 1.Taiyuan Institute of Electronic Engineering;Taiyuan 030013;China;2.TUT;Taiyuan 030024;China |
| |
| Abstract: | With the development of electronic technology,EDA emerges as the times require.Use EDA technology to a system design,VHDL is a mostly instrumentality and it is an utility language to simulation of the digital system.The article will introduce this language and give an exemple.In the exemple we will give a simple programme to explain the method in design and the importance in simulation by using VHDL.Finally,we will obtain the waveform of simulation. |
| |
| Keywords: | VHDL simulation digital circuit |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
|
