A programmable gain amplifier with a DC offset calibration loop for a directconversion WLAN transceiver |
| |
Authors: | Lei Qianqian Lin Min Chen Zhiming Shi Yin |
| |
Affiliation: | 1. Department of Applied Electronics, Xi'an University of Technology, Xi'an 710048, China 2. Suzhou-CAS Semiconductors Integrated Technology Research Center, Suzhou 215021, China |
| |
Abstract: | A high-linearity PGA (programmable gain amplifier) with a DC offset calibration loop is proposed. The PGA adopts a differential degeneration structure to vary voltage gain and uses the closed-loop structure including the input op-amps to enhance the linearity. A continuous time feedback based DC offset calibration loop is also designed to solve the DC offset problem. This PGA is fabricated by TSMC 0.13 μm CMOS technology. The measurements show that the receiver PGA (RXPGA) provides a 64 dB gain range with a step of 1 dB, and the transmitter PGA (TXPGA) covers a 16 dB gain. The R.XPGA consumes 18 mA and the TXPGA consumes 7 mA (I and Q path) under a 3.3 V supply. The bandwidth of the multi-stage PGA is higher than 20 MHz. In addition, the DCOC (DC offset cancellation) circuit shows 10 kHz of HPCF (high pass cutoff frequency) and the DCOC settling time is less than 0.45/μs. |
| |
Keywords: | linear-in-dB PGA DC offset calibration |
本文献已被 CNKI 万方数据 等数据库收录! |
| 点击此处可从《半导体学报》浏览原始摘要信息 |
|
点击此处可从《半导体学报》下载全文 |
|