共查询到19条相似文献,搜索用时 125 毫秒
1.
有源功率因数校正电路的设计 总被引:1,自引:0,他引:1
主要介绍了有源功率因数校正(APFC)的工作原理、电路分类。设计了基于UC3854芯片的一种有源电路功率因数校正电路方案,着重分析了电路参数的选择和设计。实践证明采用APFC后,输出电压纹波大大降低,实现了功率因数校正。 相似文献
2.
设计了一种分功率因数电能表。该电能表是采用实时功率因数调整电费方法的一种新型电子式电能表,目的是解决目前所使用的月平均功率因数法不能真实反映用户实时功率因数的缺陷,并利用经济杠杆的手段激励用户改善功率因数,从而达到提高电网运行质量的目的。 相似文献
3.
4.
5.
本文介绍了一种基于MCS-51微处理器的智能型功率因数控制器。该控制器能对电压、电流、功率和功率因数进行测量和显示,并对功率因数进行控制。 相似文献
6.
介绍了整流电路中功率因数的计算方法,重点分析了三相整流电路中谐波电流对功率因数的影响。通过实验结果表明,单级功率因数校正装置可以实现较高的功率因数、较低的总谐波畸变,而且输出电压纹波小。 相似文献
7.
孙福东 《自动化与仪器仪表》2013,(2)
功率因数是衡量电气设备效率高低的一个系数.功率因数低,说明电路用于交变磁场转换的无功功率大,从而降低了设备的利用率,增加了线路供电损失.所以,供电部门对用电单位的功率因数有一定的标准要求.本文提出一种功率因数补偿方法. 相似文献
8.
介绍了感应耦合电能传输系统的基本组成和控制原理,并基于功率因数的定义,在MATLAB/SIMULINK通用平台下建立了功率因数测量方法的仿真模型,最后给出了系统的功率因数测量结果及分析。 相似文献
9.
10.
一种新型微机化功率因数补偿器 总被引:1,自引:0,他引:1
本文介绍一种用8098单片机控制的功率因数补偿器。该功率因数补偿器具有相负载分别补偿,补偿电容在电压过零时投切,各相功率因数和电流值分时显示等特点。 相似文献
11.
AC/DC变换器具有体积小、重量轻、变换效率高等优点,而被广泛地应用到从工业到民用的各个领域。但随之而来的对供电系统的污染的缺点也越来越引起人们的广泛关注,最主要的是由于谐波电流的增加从而使电网的功率因数降低,无功功率增加。本文简要分析了造成这种问题的原因及解决方法,以及采用ML4841构成具有有源功率因数校正功能的AC/DC变换器的设计方法,并给出了典型电路。采用这种电路可使功率因数提高到接近于1。 相似文献
12.
研究了一种高功率因数的双开关升压整流器的单周期控制方法。在该整流器中。二极管整流电路和功率因数校正环节结合在一起。减少了导通损耗。具有效率高,结构简单等特点。但是由于升压电感在交流侧,电流和电压检测不是很方便。为此,引进单周期控制技术。它不需要检测交流输入电压。而且对输入电流的检测也相对简单。同时单周期控制电路具有简单可靠、响应快、成本低、易于实现等特点。文中较为详细地分析了单周期控制双开关升压整流器的工作原理和实现方式,最后在PSpice中进行了仿真验证。 相似文献
13.
通过对高次谐波的危害及提高功率因数意义的分析,针对企业的实际用电情况,提出无功补偿兼三次单通滤波器的实施方案,解决了高次谐波影响供电系统电能质量及提高供电系统功率因素的问题,并取得了一定的经济效率。 相似文献
14.
15.
本系统是一高功率因数AC-DC-DC开关稳压电源,以单片机和FPGA为控制核心,采用非隔离式Boost电路作为主回路,采用PFC功率因数校正专用控制芯片UCC28019产生PWM波形,进行闭环反馈控制,将功率因数补偿提高到0.95以上。其输出电压30V~36V可调,最大输出电流2A。此外,本系统还具有输出2.5A过流保护,输出电压、电流和功率因数的测量与显示功能。 相似文献
16.
J. Linares‐Flores H. Sira‐Ramírez E. Yescas‐Mendoza J. J. Vásquez‐Sanjuan 《Asian journal of control》2012,14(1):45-57
In this article, a comparison between the performances of an online algebraic estimator and a reduced order observer is established in the context of adaptive load torque estimation in a controlled unit power factor rectifier‐DC motor system combination. A passivity‐based output feedback controller was constructed to regulate the angular speed while correcting the power factor of the mono phase boost rectifier. The proposed controller allowed us to compare the results of both on‐line estimation techniques. The experimental results show a superiority of the algebraic approach in which the angular velocity was maintained at the desired reference value by the adapted controller, even under severe load changes on the motor shaft, while the power factor was also kept at high values in the power supply system. Copyright © 2010 John Wiley and Sons Asia Pte Ltd and Chinese Automatic Control Society 相似文献
17.
18.
The problem of controlling single-phase shunt active power filters is addressed in presence of nonlinear loads. The control objective is twofold: (i) compensation of harmonic and reactive currents absorbed by the nonlinear load, this objective is referred to as power factor correction (PFC); (ii) regulation of the inverter output capacitor voltage. A two-loop cascade control strategy is developed that includes an inner-loop designed, using the Lyapunov design approach, to cope with the compensation issue and an outer-loop designed to regulate the capacitor voltage. The controller performances are formally analysed using system averaging theory. The theoretical results are illustrated by simulation. 相似文献
19.
《Expert systems with applications》2014,41(10):4691-4703
A novel algorithm for automated simultaneous exploration of datapath and Unrolling Factor (UF) during power–performance tradeoff in High Level Synthesis (HLS) using multi-dimensional particle swarm optimization (PSO) (termed as ‘M-PSO’) for control and data flow graphs (CDFGs) is presented. The major contributions of the proposed algorithm are as follows: (a) simultaneous exploration of datapath and loop UF through an integrated multi-dimensional particle encoding process using swarm intelligence; (b) an estimation model for computation of execution delay of a loop unrolled CDFG (based on a resource configuration visited) without requiring to tediously unroll the entire CDFG for the specified loop value in most cases; (c) balancing the tradeoff between power–performance metrics as well as control states and execution delay during loop unrolling; (d) sensitivity analysis of PSO parameter such as swarm size on the impact of exploration time and Quality of Results (QoR) of the proposed design space exploration (DSE) process. This analysis presented would assist the designer in pre-tuning the PSO parameters to an optimum value for achieving efficient exploration results within a quick runtime; (e) analysis of design metrics such as power, execution time and number of control steps of the global best particle found in every iteration with respect to increase/decrease in unrolling factor.The proposed approach when tested on a variety of data flow graphs (DFGs) and CDFGs indicated an average improvement in QoR of >28% and reduction in runtime of >94% compared to recent works. 相似文献