一种适用于自旋磁随机存储器的低压写入电路

doi:10.3969/j.issn.1001-2400.2014.03.019

J4 ›› 2014, Vol. 41 ›› Issue (3): 131-137.doi: 10.3969/j.issn.1001-2400.2014.03.019

一种适用于自旋磁随机存储器的低压写入电路

张丽¹;庄奕琪¹;赵巍胜²;汤华莲¹

(1. 西安电子科技大学宽禁带半导体材料与器件教育部重点实验室，陕西西安 710071；
2. 巴黎第十一大学，法国 UMR8622 Orsay F-91405)

收稿日期:2013-09-06 出版日期:2014-06-20 发布日期:2014-07-10
通讯作者: 张丽
作者简介:张丽(1978-)，女，讲师，西安电子科技大学博士研究生，E-mail: lily_zhanglili@126.com．
基金资助:
国家自然科学基金资助项目(61204092)；国家重大科技专项资助项目(2012ZX03001018-003)；中央高校基本科研业务费资助项目(K5051225017)

Design of the writing circuit with a low supply voltage for the spin-transfer torque random access memory

ZHANG Li¹;ZHUANG Yiqi¹;ZHAO Weisheng²;TANG Hualian¹

(1. Ministry of Education Key Lab. of Wide Band-Gap Semiconductor Materials and Devices, Xidian Univ., Xi'an 710071， China;
2. IEF, Univ. Paris-Sud, UMR8622, Orsay, F-91405, France)

Received:2013-09-06 Online:2014-06-20 Published:2014-07-10
Contact: ZHANG Li

摘要/Abstract

摘要：

为了降低自旋转移力矩磁随机存储器的写入功耗，提出了一种低电源电压写入电路．该电路利用列选和读写隔离相结合的方法，减小了写入支路上的电阻，写入电源电压由1.8V降低为1.2V，写入功耗降低了近33 %．同时，该电路减小了读取电流对磁隧道结存储信息的干扰，可有效提高自旋转移力矩磁随机存储器的存储可靠性．利用65nm的磁隧道结器件模型和商用CMOS器件模型进行了电路仿真，仿真结果表明，低电源电压写入电路能有效降低自旋转移力矩磁随机存储器写入功耗，提高其可靠性．

关键词: 自旋转移力矩磁随机存储器, 磁隧道结, 低功耗, 高可靠性

Abstract:

A writing circuit with a low supply voltage for the spin transfer torque magnetic random access memory (STT-MRAM) is proposed to reduce the writing power consumption. Using the combination of the column selecting and the isolation between writing and reading operation, the writing circuit with a low supply voltage decreases the resistor value of the writing branch and the value of the reading current. Therefore the switching power efficiency and the reliability can be improved. By using an accurate compact model of the 65nm magnetic tunnel junction (MTJ) and a commercial CMOS design-kit, mixed transient and statistical simulations have been performed to validate this design. Simulation results indicate that the proposed circuits can decrease the writing power consumption and improve the reliability.

Key words: spin transfer torque magnetic random access memory, magnetic tunnel junction, low power, high reliability

张丽;庄奕琪;赵巍胜;汤华莲. 一种适用于自旋磁随机存储器的低压写入电路[J]. J4, 2014, 41(3): 131-137.

ZHANG Li;ZHUANG Yiqi;ZHAO Weisheng;TANG Hualian. Design of the writing circuit with a low supply voltage for the spin-transfer torque random access memory[J]. J4, 2014, 41(3): 131-137.

参考文献

［1］ Engel B, Akerman J, Butcher B, et al. A 4-Mb Toggle MRAM Based on a Novel bit and Switching Method ［J］. IEEE Transactions on Magnetics, 2005, 41(1): 132-136.
［2］ Lin C J, Kang S H, Wang Y J, et al. 45nm Low Power CMOS Logic Compatible Embedded STT MRAM Utilizing a Reverse-connection 1T/1MTJ Cell ［C］//IEEE Electron Devices Meeting. Piscataway: IEEE, 2009: 279-282.
［3］ Kawahara T, Takemura R, Miura K, et al. 2Mb SPRAM (Spin-Transfer Torque RAM) With Bit-by-Bit Bi-Directional Current Write and Parallelizing-Direction Current Read ［J］. IEEE Journal of Solid-State Circuits, 2008, 43(1): 109-118.
［4］ Abe K, Noguchi H, Kitagawa E, et al. Novel Hybrid DRAM/MRAM Design for Reducing Power of High Performance Mobile CPU ［C］//IEEE International Electron Devices Meeting. Piscataway: IEEE, 2012: 243-246.
［5］ Yoda H, Fujita S, Shimomura N, et al. Progress of STT-MRAM Technology and the Effect on Normally-off Computing Systems ［C］//IEEE International Electron Devices Meeting. Piscataway: IEEE, 2012: 259-262.
［6］ Zhang Y, Zhao W S, Lakys Y, et al. Compact Modeling of Perpendicular-Anisotropy CoFeB/MgO Magnetic Tunnel Junctions ［J］. IEEE Transactions on Electron Devices, 2012, 59(3): 819-826.
［7］ Faber L B, Zhao W S, Klein J O, et al. Dynamic Compact Model of Spin-Transfer Torque Based Magnetic Tunnel Junction (MTJ) ［C］//Proceedings IEEE International Conference on Design ＆ Technology of Integrated Systems. Piscataway: IEEE, 2009: 130-135.
［8］ Zhao W S, Devolder T, Lakys Y, et al. Design Considerations and Strategies for High-reliable STT-MRAM ［J］. Microelectronics Reliability, 2011, 51(9-11): 1454-1458.
［9］ Nahas J, Andre T, Subramanian C, et al. A 4Mb 0.18μm 1T1MTJ Toggle MRAM Memory ［C］//IEEE International Solid-State Circuits Conference. Piscataway: IEEE, 2004: 44-51.
［10］ Chen Y, Li H, Wang X, et al. A 130nm 1.2 V/3.3V 16kb Spin Transfer Torque Random Access Memory With Nondestructive Self-Reference Sensing Scheme ［J］. IEEE Journal of Solid-State Circuits, 2012, 47(2): 560-572.
［11］ Lakys Y, Zhao W S, Devolder T, et al. Self-Enabled “Error-Free” Switching Circuit for Spin Transfer Torque MRAM and logic ［J］. IEEE Transactions on Magnetics, 2012, 48(9): 2403-2406.
［12］ Zhao W S, Chappert C, Javerliac V, et al. High Speed, High Stability and Low Power Sensing Amplifier for MTJ/CMOS Hybrid Logic Circuits ［J］. IEEE Transaction on Magnetics, 2009, 45(10): 3784-3787.

[1]	陈迪平, 应韬, 董刚. 一种适用于移动芯片的低功耗低温漂LDO电路[J]. 西安电子科技大学学报, 2018, 45(6): 57-62.
[2]	陈珍海, 魏敬和, 于宗光, 苏小波, 薛颜, 张鸿. 高精度电荷域ADC共模电荷误差前台校准电路[J]. 西安电子科技大学学报, 2018, 45(6): 137-143+149.
[3]	蔡江铮;黑勇;袁甲;陈黎明. 近阈值非预充静态随机存储器[J]. 西安电子科技大学学报, 2018, 45(1): 106-111.
[4]	李娅妮;孙亚东;王旭. 一种低失调高PSRR的带隙基准电路[J]. 西安电子科技大学学报, 2017, 44(5): 92-96.
[5]	孟凡振;刘宏;汪明亮;林水样;田彤. 用于物联网的带滤波CMOS低功耗欠采样器设计[J]. 西安电子科技大学学报, 2017, 44(3): 108-113.
[6]	孟凡振;刘宏;汪明亮;林水样;田彤. 用于物联网通信的低功耗唤醒接收机设计[J]. 西安电子科技大学学报, 2017, 44(2): 95-100.
[7]	唐伟童;汪鹏君;王谦. 一种CNFET的多位三值比较器设计[J]. J4, 2016, 43(1): 139-143+156.
[8]	张艺蒙;张玉明;张义门. 传感器网络应用的低功耗实时计数器[J]. J4, 2015, 42(6): 66-69+112.
[9]	杜世民;夏银水;储著飞;杨润萍. 电压岛驱动的多级布图规划优化算法[J]. J4, 2015, 42(6): 184-190.
[10]	臧明相;王勐;周文宏;陈会仓. 改进混合蛙跳优化的片上网络低功耗映射算法[J]. J4, 2015, 42(1): 118-123.
[11]	臧明相;王婷;周文宏. 类电磁优化的片上网络低功耗映射算法[J]. J4, 2014, 41(4): 82-86+93.
[12]	刘毅;陈博;杨银堂;刘刚. 一种高速低功耗的NoC时钟网络设计[J]. J4, 2013, 40(3): 115-120.
[13]	杜永乾;庄奕琪;李小明;景鑫;戴力. 一种新型无源UHF RFID带隙基准电路[J]. J4, 2013, 40(2): 148-152+200.
[14]	袁博;汪斌强;王志明. 并行多流水绿色路由查找架构和算法[J]. J4, 2012, 39(2): 145-152+167.
[15]	唐龙飞;庄奕琪;刘伟峰;靳钊. 用于UHF RFID标签的低功耗BLF产生电路[J]. J4, 2011, 38(5): 152-158+164.

一种适用于自旋磁随机存储器的低压写入电路

Design of the writing circuit with a low supply voltage for the spin-transfer torque random access memory

PDF (PC)

赞

可视化

被引次数

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 15

Metrics

本文评价

推荐阅读 0